-
verilog
数字信号除了的FPGA实现的Verilog源代码,之前发过一份是VHDL,各有所需吧,需要的看看吧(Digital signal in addition to the realization of the FPGA Verilog source code, send before a is VHDL, each have need it, need to look at it
)
- 2012-02-25 15:06:35下载
- 积分:1
-
from across the Xilinx website, learning some FPGA dynamic reconfigurable good e...
从Xilinx网站上下的,学习FPGA部分动态重配置很好的例子。-from across the Xilinx website, learning some FPGA dynamic reconfigurable good example.
- 2023-03-28 16:10:04下载
- 积分:1
-
Electronic design automation in the conversion of traffic signals on the realiza...
电子设计自动化中关于交通信号的转换的实现程序,基于VHDL语言实现的-Electronic design automation in the conversion of traffic signals on the realization of the procedure, based on the realization of VHDL language
- 2023-05-04 11:45:03下载
- 积分:1
-
FPGAPVC_3
基于SDRAM的PCI采集,上位机为VC编写,桥芯片为PLX9054,项目已经做完,上传5个例程,已经验证通过(SDRAM, PCI-based acquisition, PC for VC preparation, bridge chip for PLX9054, the project has been done, upload 5 routines, has been verified by)
- 2015-01-07 22:53:10下载
- 积分:1
-
在 VHDL 乒乓 P 楚方法之后写的定时器模块
这是一个简单的定时器模块使用计数器
- 2022-03-06 05:59:32下载
- 积分:1
-
altera_reed_solomon_design
altera 的reed solomn 设计(reed solomn design from altera)
- 2009-06-14 15:39:32下载
- 积分:1
-
数字秒表设计
资源描述这个秒表特点是计数到59分59秒9,并且有可以让计数暂停和清零。采用了二分频,六进制和十进制组合,加上扫描电路设计而成的。
- 2022-08-24 22:31:41下载
- 积分:1
-
QAM_FPGA
QAM调制,基于FPGA的实现,包含有乘法器模块、升降余弦滤波器模块、QAM序列生成模块(QAM modulator,the implementation based on FPGA,include MUL、FIRCOS and QAM generate)
- 2021-03-03 01:49:33下载
- 积分:1
-
rfid_re
VHDL实现 DDS。大家共享吧,一起学习,一起进步(VHDL realize DDS. U.S. to share it with learning, with progress)
- 2008-05-16 15:12:13下载
- 积分:1
-
本文件是用CPLD(EPM7064)驱动线阵CCD(ILX509),其中包括原理图和程序...
本文件是用CPLD(EPM7064)驱动线阵CCD(ILX509),其中包括原理图和程序-This document is a CPLD (EPM7064) driver line array CCD (ILX509), including schematics and procedures
- 2022-02-12 02:58:13下载
- 积分:1