登录
首页 » VHDL » 计时器程序设计

计时器程序设计

于 2023-05-24 发布 文件大小:417.23 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

利用Quartus 综合简单的计时器功能,欢迎大家下载、参考。谢谢大家的支持!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块...
    SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块-SDRAM
    2022-10-13 14:20:04下载
    积分:1
  • 本人初学VHDL时编的比较系统的VHDL源程序 巨实用
    本人初学VHDL时编的比较系统的VHDL源程序 巨实用 -I am learning more systematic series of practical VHDL source Giant
    2022-01-26 04:42:18下载
    积分:1
  • 8b10b_xilinx
    xilinx 的8B10B编解码源码, 里面有仿真模型,用以测试验证(xilinx 8B10B encode/decode source)
    2018-07-20 16:02:29下载
    积分:1
  • protel library 2 in fpga package, very difficult to find the
    protel中fpga封装库2,非常难找的-protel library 2 in fpga package, very difficult to find the
    2022-07-03 08:50:31下载
    积分:1
  • aes
    Matlab code to simulation the wireless channel type.This is the most common case called Rayleigh channel.And in the frequency selective channel.
    2009-12-20 14:16:40下载
    积分:1
  • Verilog-design-and-identify-book
    找到这本书的完整版了。呵呵,贴出来和大家共享。这是本好书,我买了一本作为Verilog的参考书。这本书语法部分集中,便于查阅,此外讲了很多实用的设计思想。最重要的是本书薄,可以完整看完。强烈推荐。 (如果只是查阅,电子版就可以,如要完整学习,建议还是买纸质版的)(Find the full version of this book. I posted and share. This is a good book, I bought a reference book as Verilog. Syntax in this book section focuses on ease of reference, in addition to speaking a lot of useful design ideas. The most important thing is that the book is thin, you can complete reading. Highly recommended. (If you only access the electronic version to complete learning, suggestions or to buy the paper version))
    2012-06-07 21:58:19下载
    积分:1
  • project_zy
    超声波测距程序 适用传感器HC-SR04(The application of sensor HC-SR04 for ultrasonic range finder)
    2017-12-25 18:05:12下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • Vhdl practical tutorials to help beginners to grasp quickly the preparation of V...
    Vhdl实用教程,可帮助初学者迅速掌握VHDL的编写-Vhdl practical tutorials to help beginners to grasp quickly the preparation of VHDL
    2022-02-20 18:25:10下载
    积分:1
  • 海力士公司8M字节的SDR SDRAM实现Verilog仿真语言。
    Hynix公司8M byte sdr sdram的verilog语言仿真实现。-Hynix company 8M byte sdr sdram realize the Verilog simulation language.
    2023-07-14 06:05:04下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载