登录
首页 » VHDL » 计时器程序设计

计时器程序设计

于 2023-05-24 发布 文件大小:417.23 kB
0 153
下载积分: 2 下载次数: 1

代码说明:

利用Quartus 综合简单的计时器功能,欢迎大家下载、参考。谢谢大家的支持!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • controller
    说明:  alu control 控制 部件 alu control 控制 部件(alu control)
    2010-04-30 10:55:26下载
    积分:1
  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • Cordic_matlab
    实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
    2013-11-01 15:10:09下载
    积分:1
  • 基于VHDL的I2C程序0002,很不错的论文及程序,,大家快下啊
    基于VHDL的I2C程序0002,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0002, a very good paper and procedures, we quickly under ah
    2022-03-24 23:26:37下载
    积分:1
  • Marquee procedures described in VHDL, for beginners to practice
    VHDL描述的跑马灯程序,用于初学者练习-Marquee procedures described in VHDL, for beginners to practice
    2022-05-27 22:24:01下载
    积分:1
  • rscode
    RS编码器在fpga上的实现,用的modelsim开发环境(RS encoder in the realization of the fpga, development environment used in modelsim)
    2009-06-11 21:45:49下载
    积分:1
  • WCDMA_DPD
    WCDMA数字直放站中数字预失真研究及其FPGA实现(WCDMA Digital Repeater digital pre-distortion and its FPGA implementation)
    2011-10-16 19:24:50下载
    积分:1
  • 发送卡
    led 发送卡代码(led send card verilog)
    2021-04-06 11:19:02下载
    积分:1
  • Comparator1bit
    Implementarea unui comparator pe 1 bit
    2014-11-11 05:25:08下载
    积分:1
  • daojishi
    用VHDL实现60秒倒计时的功能 倒计时为0时蜂鸣器持续响起(Continued sounded to achieve 60 seconds of the countdown function with VHDL countdown to the 0:00 buzzer)
    2021-05-07 07:28:36下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载