- 
                        AXI slave
                        
                          一个AXI slave的Verilog实现代码,内部有基于UVM编写的testbench,该slave是基于AXI3协议来实现的,可以给初学者一些启示                         
                            - 2023-09-07 19:50:05下载
- 积分:1
 
- 
                        24_LCD12864_DISPLAY
                        
                          基于altera公司的fpga的lcd12864显示字符汉字的模块,模块接口简单易于复用。(Altera fpga-based company s lcd12864 display kanji character module, the module interface is simple and easy to reuse.)                         
                            - 2014-03-27 13:44:09下载
- 积分:1
 
- 
                        67_ellipf
                        
                          vhdl very good debug release vhdl very good debug release                         
                            - 2006-10-22 18:39:48下载
- 积分:1
 
- 
                        Chapter11-13
                        
                          第十一章到第十三章的代码
本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。(Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.)                         
                            - 2009-11-17 13:57:09下载
- 积分:1
 
- 
                        DSP-keshe
                        
                          设计题目:基于MATLAB的FFT算法的设计
设计内容:
所设计的FFT算法应完成以下功能:
(1)在MATLAB环境下编写FFT算法(不调用系统现有函数);
(2)实现对选定图片进行FFT计算、还原(IFFT计算),并与系统FFT函数做对比,进行分析;
(3)设计GUI界面。
(Design topics: content based on the the MATLAB FFT algorithm design design: the design of the FFT algorithm should perform the following functions: (1) the FFT algorithm written in MATLAB environment (do not call existing function of the system)  (2) to achieve the selected picture for FFT calculation, restore (IFFT calculation) system FFT function analysis  (3) design GUI interface.)                         
                            - 2013-04-09 16:51:00下载
- 积分:1
 
- 
                        ldpc_decoder_802_3an
                        
                          802.3an ldpc码编码、译码设计,使用VERILOG hdl语言编写,包括测试代码,(802.3an ldpc code encoding, decoding the design, use of language VERILOG hdl, including test code,)                         
                            - 2021-02-14 15:29:49下载
- 积分:1
 
- 
                        11-07-11
                        
                          AD9910实现脉冲内线性调频信号,仅供参考(AD9910 to achieve linear FM pulse signal, for reference only)                         
                            - 2013-09-16 10:52:00下载
- 积分:1
 
- 
                        LMS
                        
                          verilog实现的LMS的算法,另外有tb文件可以测试已测试代码正确……(verilog implementation of LMS algorithm, another tb files can test the code has been tested properly ......)                         
                            - 2021-03-12 15:29:25下载
- 积分:1
 
- 
                        110819_1
                        
                          基于sopc的lcd时钟,开发工具为nios ii和quartus ii9.0(Based on sopc the lcd clock, development tools for the nios ii and quartus ii9.0)                         
                            - 2011-08-22 10:28:50下载
- 积分:1
 
- 
                        TechAss-2006
                        
                          un controller pi par le langage VHDL xilinx ise design 13.2                         
                            - 2013-12-16 22:53:24下载
- 积分:1