登录
首页 » VHDL » 一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!

一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!

于 2023-07-05 发布 文件大小:2.28 kB
0 27
下载积分: 2 下载次数: 1

代码说明:

一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!-A simple shift register. VHDL language, and perhaps will help you!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bootstrap_ace_v1.3.2
    多年项目经验测试文档测试文档,重要保存重要保存重要保存重要保存重要保存重要保存(Years of project experience testing document testing, it is important to save save save important important important important to save save save important)
    2016-03-05 15:46:27下载
    积分:1
  • bignum
    a big number class and a calculator using the class
    2012-12-25 10:14:31下载
    积分:1
  • rs_decode_31
    RS码的FPGA编码文件,QUARTUS工程(The RS codes FPGA encoded file, QUARTUS engineering)
    2013-03-11 19:21:46下载
    积分:1
  • line_four
    利用verilog HDL逐点比较法实现直线和圆弧插补(Use verilog HDL by-point comparison method to achieve linear and circular interpolation)
    2020-12-01 14:59:27下载
    积分:1
  • game
    反应速度测试小游戏,最小外设cpld游戏,带设计说明书(Reaction speed test games, the minimum peripheral cpld game, with design specifications)
    2010-05-14 18:42:57下载
    积分:1
  • doing more of a state machine on the three described earlier. Many more informat...
    自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.
    2022-02-12 02:20:30下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • 基于FPGA的VHDL可以产生不同的音调,象音乐一样
    基于FPGA的VHDL可以产生不同的音调,象音乐一样-based FPGA VHDL can produce different tones, like the same music
    2022-12-09 14:55:02下载
    积分:1
  • ddsProm
    dds 频率可控,32位 输出为12位 已含有.hex文件,直接装载致ROM即可~(dds frequency-controlled, 32-bit output is 12 already contains. hex file can be loaded directly caused ROM ~)
    2013-06-13 10:07:16下载
    积分:1
  • RS
    说明:  通过verilog hdl语言实现RS编码器与译码器的设计(Verilog hdl language through the RS encoder and decoder design)
    2013-07-18 16:09:22下载
    积分:1
  • 696524资源总数
  • 103920会员总数
  • 65今日下载