登录
首页 » VHDL » 一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!

一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!

于 2023-07-05 发布 文件大小:2.28 kB
0 100
下载积分: 2 下载次数: 1

代码说明:

一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!-A simple shift register. VHDL language, and perhaps will help you!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • vhdl classical source code
    vhdl经典源代码――ps2接口设计,入门者必须掌握-vhdl classical source code-- ps2 interface design, beginners must master
    2022-04-07 18:12:38下载
    积分:1
  • lvds_ctr_top
    说明:  用verilog编写的LVDS接口驱动程序,采用IOSERDES技术实现,经过Spartan6 FPGA调试验证,有完整的工程。(The LVDS interface driver written in verilog is implemented using IOSERDES technology. After Spartan6 FPGA debugging and verification, there is a complete project.)
    2020-03-16 10:29:10下载
    积分:1
  • 基于EDA的八音自动播放电子琴设计 内有VHDL语言设计 有
    基于EDA的八音自动播放电子琴设计 内有VHDL语言设计 有-The octave-based EDA player automatically have a flower design language VHDL design
    2022-07-23 01:54:55下载
    积分:1
  • yiweijicunq
    16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • TCM_Modulation
    TCM编码的调制端,采用8PSK,2/3码率的卷积码的matlab程序(TCM coded modulation client, using 8PSK, 2/3 code rate of convolutional codes of matlab program)
    2021-04-20 00:08:51下载
    积分:1
  • 遥控器接收解码电路
    设计遥控器接收解码电路。该电路接收编码后的串行数据,解码输出数据。电路接收 到的串行数据的格式为: 4 位同步码“ 1010”, 4 位数据(高位在前), 1 位奇校验码(对前 8 位数据校验)(Design of remote control receiver decoding circuit. The circuit receives the encoded serial data and decodes the output data. The format of the serial data received by the circuit is: 4 bit synchronous code "1010", 4 bit data (high in the front), 1 bit parity check code (check for the first 8 bits of data))
    2017-11-27 15:10:34下载
    积分:1
  • 基于VHDL的LED显示控制程序
    常用的VHDL语言编写的LED灯控制程序,这是教学用的,开发板采用的是EPM240T100C5N,买开发板时附带的程序
    2022-05-19 04:48:48下载
    积分:1
  • 24,60,100进制的计数器,还有数字时钟,欢迎下载哦~
    24,60,100进制的计数器,还有数字时钟,欢迎下载哦~-24,60,100 229 of the counter, digital clock also welcome to download oh ~
    2022-11-11 21:25:03下载
    积分:1
  • VHDL描述的自定义交织器
    交织器主要是对输入数据按照一定的规则打乱以便减少数据中过长的连0或者连1的出现。交织矩阵为行列矩阵,msgin为输入比特,msgout为交织输出比特,row和rol为交织器的行和列,可以通过改变col改变交织深度。先把输入的比特流数据改变为一个矩阵,再按照一定的方式输出为比特流数据
    2022-03-15 22:36:53下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载