登录
首页 » VHDL » 这时manchesite编码,VERILOG语言,VHDL的找本站我发的帖子

这时manchesite编码,VERILOG语言,VHDL的找本站我发的帖子

于 2023-07-15 发布 文件大小:9.62 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

这时manchesite编码,VERILOG语言,VHDL的找本站我发的帖子-manchesite time coding, VERILOG language, VHDL I find a site in a posting

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ANALYSIS-OF-FULL-ADDER
    DESCRIPTION OF FULL ADDER
    2013-11-12 13:32:19下载
    积分:1
  • 利用verilog语言设计实现8路FIR滤波
    利用verilog语言设计实现8路FIR滤波-Using verilog Language Design and Implementation of 8-channel FIR filter
    2022-01-26 16:41:16下载
    积分:1
  • irdecode
    自己编写的红外解码子程序,但CPU资源占用较高,作教学示范用途。(prepared their infrared decoding routines, but higher occupancy CPU resources for teaching demonstration purposes.)
    2006-11-05 13:51:28下载
    积分:1
  • uvm_use_pipelined_ahb
    一个简单的uvm搭建的ahb简单实例,包含了各个组件以及编译的运行的脚本(one sample example about ahb,include every component and compile script)
    2020-10-21 12:17:24下载
    积分:1
  • m_xulie
    在quaritusII的开发环境下,verilog语言编写的m序列发生器代码,这种算法简短而有效,非常实用。(In quaritusII development environment, verilog language of m sequence generator code, this algorithm brief but effective, very practical.)
    2013-09-26 11:30:47下载
    积分:1
  • NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
    基于NIOS II的SD CARD MUSIC PLAYER源码,包括硬件SOPC-NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
    2023-02-13 09:35:05下载
    积分:1
  • sed1335
    design the connecter between dsp and sed12
    2008-08-09 20:36:13下载
    积分:1
  • AMBA APB桥VHDL
    这是一个AMBA APB桥实现VHDL。这包括主人,奴隶和试验台试验桥。我已经测试功能。
    2022-06-02 20:02:44下载
    积分:1
  • FPGAshixu
    FPGA经验总结:时序是设计出来的 我们在做详细设计的时候,对于一些信号的时序肯定会做一些调整的,但是这种时序的调整最多只能波及到本一级模块,而不能影响到整个设计。(FPGA Experience: Timing is designed to do the detailed design of our time, for some signal timing will certainly make some adjustments, but adjust this timing can only spread to up to this level of the module, but not affect the whole design.)
    2015-03-13 10:27:51下载
    积分:1
  • 只需要FPGA两个通用管脚,就可以实现FPGA与PC机进行以太网通信!!如果你有ALTERA_DE1的开发板,可以直接下再看效果,用其他板子就要重新分配一下管脚...
    只需要FPGA两个通用管脚,就可以实现FPGA与PC机进行以太网通信!!如果你有ALTERA_DE1的开发板,可以直接下再看效果,用其他板子就要重新分配一下管脚,推荐使用电流输出。-Only two general-purpose FPGA pins, you can realize FPGA and Ethernet PC machine! ! If you have ALTERA_DE1 development board, you can look under the direct effect, with other board you will need to reconsider the distribution of pins, recommended the use of current output.
    2023-07-19 16:10:04下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载