-
基于ARM_FPGA的嵌入式数控装置研究_周茉
基于ARM_FPGA的嵌入式数控装置研究,有具体的方案,思路,程序(ARM_FPGA based embedded CNC device research, there are specific programs, ideas, procedures)
- 2018-07-31 12:55:36下载
- 积分:1
-
DDCFPGA
针对DVB-T标准ETSI EN 300 744 V1.5.1,设计了可用于DVB-T接收整机的多速率DDC模块,并在FPGA中仿真实现.在复用数字振荡混频模块的基础上,根据输入信号的不同带宽(6M/8MHz)选择不同的抽取滤波器组完成抽取因子为3或4的多速率处理任务,利用两级半带滤波器(HBF)级联完成4倍抽取滤波,单级奈奎斯特滤波器完成3倍抽取滤波. (For the DVB-T standard ETSI EN 300 744 V1.5.1, designed for DVB-T receiver machine multi-rate DDC module, and the simulation in the FPGA implementation. Numerical oscillation in the complex mixer module, based on the input signals of different bandwidths (6M/8MHz) choose a different group of complete decimation filter extracted factor 3 or 4 of the multi-rate processing tasks, using two half-band filter (HBF) cascade to complete four times decimation filter, single-stage Chennai Nyquist filter to complete three times the decimation filtering.)
- 2009-09-13 22:24:41下载
- 积分:1
-
boost
说明: Multisim design of Boost convertor
- 2020-07-05 21:54:16下载
- 积分:1
-
TestARM1
AMR平台的调试技术1 一篇论文
AMR平台的调试技术1 一篇论文(AMR platform debugging a technical platform for a thesis AMR debugging a technical paper)
- 2007-06-22 16:42:35下载
- 积分:1
-
metasurface
a good paper to understand the metasurface directivity
- 2018-06-21 19:01:54下载
- 积分:1
-
FPGA时序约束和timequest timing analyzer
约束所有时钟(包括你的设计中特有的时钟)对准确的时序分析结果而言是必不可少的。Quartus II TimeQuest Timing Analyzer为各种各样的时钟配置和典型时钟提供许多SDC命令。(Constraining all clocks, including the clocks unique to your design, is essential for accurate timing analysis results. The Quartus II TimeQuest Timing Analyzer provides many SDC commands for a variety of clock configurations and typical clocks.)
- 2018-06-06 08:26:22下载
- 积分:1
-
AN-1067
In higher power applications to utilize the full line power and reduce line current harmonics PFC
Pre-regulators are generally required. In these high power applications interleaving PFC stages can
reduce inductor volume and reduce input and output capacitor ripple current. This results in smaller overall
magnetic volume and filter capacitor volume increasing the converters overall power density. This is made
possible through distributing the power over two interleaved boost converters and the inductor ripple
current cancellation that occurs with interleaving, reference [5]. This application note will review the design
of a 300W two-phase interleaved power factor corrected (PFC) pre-regulator. T
- 2012-04-06 02:40:45下载
- 积分:1
-
neuralandwavelet
对采集到的电压信号进行小波包分解提取特征向量,再进行BP神经网络训练(On the acquisition of the voltage signal to the wavelet packet decomposition to extract feature vector and then BP neural network training)
- 2009-03-16 18:38:23下载
- 积分:1
-
Z-Stack-Users-Guide---CC2420DB_F8W-2005-0019_
The upgraded version is used to develop new devices for the chip CC2430. The guide helps to configure this details
- 2012-01-25 18:27:33下载
- 积分:1
-
105151540090
这是一个简单的关于用Vc写的学习成绩管理的小程序的一个程序测试可以方便一些测试文档的编写(This is a simple Vc wrote about the academic management of a program to test a small program you can easily write some test documents)
- 2013-06-19 17:51:12下载
- 积分:1