网站首页

matlab自动平行泊车系统

于 2020-12-05 发布

 0  199

下载积分: 1 下载次数: 6

我要下载

代码说明：

本设计系统是基于matlab的平行泊车自动仿真模拟，能够满足各类平行泊车所遇到的问题，为学习开发平行泊车提供学习思路

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

VHDL语言教程(精华)
VHDL语言的简化教程pdf,通过文档可以全面了解VHDL的语法。VHDL概述:●●●●ⅤHDL→Ⅴ HSIC Hardwarter Description LanguageⅤHSIC→Ⅴ ery High speed integrated circuitVHDL是美国国防部在20世纪80年代初为实现其高速集成电路硬件ⅤHSIC计划提出的描述语言;IEEE从1986年开始致力于ⅤHD标准化工作,融合了其它ASIC芯片制造商开发的硬件描述语言的优点,于93年形成了标准版本( IEEE std1164)。1995年,我国国家技术监督局推荐ⅤHDL做为电子设计自动化硬件描述语言的国家标准。●●●●VHDL优点●●0覆盖面广,系统硬件描述能力强,是一个多层次的硬件描述语言;VHDL语言具有良好的可读性,既可以被计算机接受,也容易被人们所理解;ⅤHDL语言可以与工艺无关编程;VHDL语言已做为一种IEEE的工业标准,便于使用、交流和推广。VHDL语言的不足之处设计的最终实现取决于针对目标器件的编程器,工具的不同会导致综合质量不一样31VHDL语言基础●●●●3.1.1标识符( Identifiers)●●0标识符用来定义常数、变量、信号、端口、子程序或参数的名字,由字母(A~z,a-z)、数字(0-9)和下划线()字符组成。要求:●首字符必须是字母未字符不能为下划线●不允许出现两个连续的下划线不区分大小写●ⅥHDL定义的保留字(关键字),不能用作标识符●标识符字符最长可以是32个字符。注释由两个连续的虚线(--)引导关键字(保留字)●●●●关键字( keyword)是VHDL中具有特别含义的单词,只●●0能做为固定的用途,用户不能用其做为标识符。BJ]0: ABS, ACCESS, AFTER, ALL, AND, ARCHITECTUREARRAY ATTRIBUTE. BEGIN. BODY BUFFER BUS CASECOMPONENT, CONSTANT, DISCONNECT, DOWNTO, ELSEELSIF END ENTITY EXIT. FILE. FOR. FUNCTIONGENERIC. GROUP IF INPURE. IN. INOUT. IS. LABELLIBRARY LINKAGE. LOOP MAP MOD. NAND. NEW. NEXTNOR NOT NULL. OF ON OPEN OR OTHERS OUTPACKAGE. POUT. PROCEDURE. PROCESS. PURE. RANGERECODE. REM REPORT RETURN ROL. ROR SELECTSHARED SIGNAL SLA SLL SRA SUBTYPE. THENTRANSPORT. TO. TYPE UNAFFECTED. UNITS UNTIL. USEVARIABLE WAIT. WHEN. WHILE. WITH. XOR XNOR3.1.2数据对象( Date Objects)●●●●数据对象包括常量、变量、信号和文件四种类型。常量 Constant常量是对某一常量名赋予一个固定的值,而且只能赋值一次。通常赋值在程序开始前进行,该值的数据类型则在说明语句中指明。Constant常数名:数据类型:=表达式Constant vcc:real:=5.0;-定义vcc的数据类型是实数,赋值为5.0VConstant bus width: integer:=8;-定义总线宽度为常数8常量所赋的值应和定义的数据类型一致;常量在程序包、实体、构造体或进程的说明性区域內必须加以说明。定义在程序包内的常量可供所含的任何实体、构造体所引用,定义在实体说明内的常量只能在该实体内可见,定义在进程说明性区域中的常量只能在该进程内可见。变量 ariable●●●●变量只能在进程语句、函数语句和过程语句结构中使用。变量的赋值是直接的,非预设的,分配给变量的值立即成为当前值,变量不能表达“连线”或存储元件,不能设置传输延迟量。变量定义语句Variable变量名:数据类型:=初始值;Variable count: integer0to255:=20;-定义counηt整数变量,变化范围0255,初始值为20。变量赋值语句:目标变量名:=表达式;x:=10.0;-实数变量赋值为10.0Y:=1.5+x;-运算表达式赋值,注意表达式必须与目标变量的数据类型相同A(3to6):=(“1101”);-位矢量赋值信号 Signa信号表示逻辑门的输入或输出,类似于连接线,也可以表达存/储元件的状态。信号通常在构造体、程序包和实体中说明。信号定义语句Signa信号名:数据类型:=初始值Signal clock:bit:=‘0’;-定义时钟信号类型,初始值为0Signa| count: BIT VECTOR(3 DOWNTO0);-定义 count为4位位矢量信号赋值语句:目标信号名

2020-12-01下载

积分：1
2020牛客校招面试题库（附答案与解析）C++篇.rar
2019牛客校招面试题库（附答案与解析）C++篇，包括C++基础，数据库，数据结构与算法，计算机网络，操作系统，设计模式，项目相关。

2020-12-07下载

积分：1
开源地图下载器
开源地图下载器，是由 openlayers 中文官方站开发的，本程序为开源免费版，没有下载限制，只能下载 google 行政图，卫星图，和地形图。其他地图可以自行扩展

2020-11-03下载

积分：1
MDI1553板卡程序.rar
【实例简介】神州飞航 1553B板卡自带程序包括BC RT BM功能

2021-12-13 00:49:27下载

积分：1
VB tcp/ip通讯socket源代码
TCP/Ip通讯源代码，可参照该代码，做局域网通讯的vb完整通讯，有一定的借鉴作用

2020-12-01下载

积分：1
matlab 2014b HDL Coder Users Guide
Matlab 官方有关于HDL coder开发的详细技术文档， HDL Coder可以把Simulink模型、MATLAB代码和Stateflow框图生成位真、周期精确、可综合的Verilog和VHDL代码，很适合用于FPGA/ASCI的快速开发，里面还有大量的例程等等ContentsHDL Code generation from MATLaBMATLAB Algorithm DesignData Types and scope1-2Supported data TUsuppyted data type1-3Scope for variables1-3Operators1-4Arithmetic operate1-4Relational operators1-4ogical Operators1-5Control flow statements1-6Vector Function Limitations related to Control1-7PersistentⅤ ariables1-8Persistent Array variables1-10Complex data Type Support1-11Declaring complex signaIs1-11Conversion Between Complex and real signals1-12Support for vectors of Complex Numb1-12ystem Objects1-14Why use System objects?1-14Predefined System Object1-14User-Defined System ob1-14Limitations of HDL Code Generation for SystemObjects1-15System object Examples for HDL Code Generation.. 1-16Predefined System Objects Supported for HDL CodeGeneration1-17Load constants from a mat-file1-18Generate Code for User-Defined System Objects1-19How To Create a User-Defined System object1-1User-Defined System object Example1-19Map Matrices to ROM1-22Fixed-Point bitwise Functions1-231-23Bitwise Functions Supported for HDl Code Generation 1-23Fixed-Point Run-Time Library functions1-29Fixed-Point function limitations1-33Model State with Persistent variables and SysteObjects1-34Bit Shifting and bit rotation1-8Bit Slicing and Bit Concatenation1-41Guidelines for Efficient hdL code1-43MATLAB Design Requirements for HDL CodeGeneration1-44What is a matlab test bench?1-45MATLAB Test Bench Requirements and bestractices1-46MATLAB Test Bench requirements1-46MATLAB Test bench best practices1-46ContentsMATLAB Best Practices and Design Patterns forHDL Code generation2Model a counter for hdl code generation2-2MATLAB Counter2-2MATLAB Code for the counter2-3Best Practices in this Example2-4Model a state machine for HDL Code Generation2-5MATLAB State machinesMATLAB Code for the Mealy State MachineMATLAB Code for the moore state machine2-7Best practic2-9Generate hardware Instances For local functions2-10MATLAB Local functions2-10MATLAB Code for mlhdlc two counters. m2-10Implement RAM USing MATLAB Code2-13Implementation of RAM2-13Implement RAM Using a Persistent Array or Systemobject Properties2-13Implement RAM Using hdl. RAM2-14For-Loop best Practices for HDL Code generation2-16MATLAB Loops2-16Monotonically Increasing Loop Counters2-16Persistent Variables in Loops2-17Persistent Arrays in Loops2-17Fixed-Point Conversion3Floating-Point to Fixed-Point Conversion3-2Fixed-Point Type Conversion and Refinement3-16Working with Generated Fixed-Point Files3-26Specify Type Proposal Options3-33Log Data for Histogram3-37Automated Fixed-Point Conversion3-40License Requirements3-40Automated Fixed-Point Conversion Capabilities3-40Code Coverage3-42Proposing Data Types3-45Locking Proposed Data Types3-47Viewing functions3-47lew1ariables3-48Istogram ...3-54Function Replacements3-56Validating Types3-57g Numerics3-57Detecting Overflows3-57Custom plot functions3-59Visualize Differences Between Floating-Point and Fixed-Point results3-61Inspecting Data Using the Simulation Data Inspector 3-67What Is the Simulation Data Inspecto3-67Import Logged Data3-67Export Logged data3-67Group signals3-67Run options3-68Create Report3-68Comparison Options3-68Enabling Plotting Using the Simulation Data Inspector 3-68Save and Load simulation Data Inspector Sessions3-68Enable Plotting Using the Simulation Data Inspector 3-70From the UI3-70From the Command Line3-70Replacing Functions Using Lookup TableApproximations·3-72Replace a custom function with a lookup Table3-73From the UI3-73i ContentsFrom the Command line3-81Replace the exp Function with a Lookup Table3-84From the ui3-84From the Command line3-92Data Type Issues in Generated Code3-94Enable the highlight Option in a MaTLAB CoderProject3-94Enable the Highlight Option at the Command Line... 3-94Stowaway doubles3-94Stowaway singles3-94Expensive Fixed-Point operations3-94Code GenerationCreate and set Up Your Project4-2Create a New Project4-2Open an Existing ProjectAdd Files to the project4-4Primary Function Input Specification4-6When to Specify Input Properties4-6Why You must Specify Input Properties4-6Properties to Specify4-6Rules for Specifying Properties of Primary Inputs4-8Methods for Defining Properties of Primary Inputs4-8Basic hdl code generation with the workflowAdvisor4-10HDL Code Generation from System Objects4-14Generate Instantiable code for functions4-19How to generate Instantiable Code for Functions4-19Generate Code Inline for Specific Functions4-19Limitations for instantiable code generation forFunctions4-19Integrate Custom HDL Code Into MATLAB Design.. 4-21Define the hdl. Black Box System object4-21Use System object In MATLAB Design Function4-23Generate HDL Code4-23limitations for hdl. black box4-26Enable matLab function block generation4-27Requirements for MaTLAB Function Block Generation 4-27Enable matlab function block generation4-27Results of matlab function block generation4-27System Design with HDL Code Generation fromMATLAB and simulink4-28Generate Xilinx System Generator Black Box Block4-32Requirements for System Generator Black Box BlockGeneration4-32Enable System Generator black Box block GeResults of System Generator Black Box Bloc neration4-32Generation4-33Generate Xilinx System Generator for DsP black boxfrom MATLAB HDL Design4-34Generate HDL Code from MATLAB Code Using theCommand line interface4-40Specify the Clock Enable rate4-45Why specify the clock Enable rate?4-45How to Specify the clock Enable rate4-45Specify Test Bench Clock Enable Toggle rate4-47When to Specify Test Bench Clock Enable Toggle rate4-47How to Specify Test Bench Clock Enable Toggle rate4-47Generate an HDL Coding Standard report fromMATLAB4-49Using the hdl Workflow advisor4-49Using the Command Line4-51Generate an HDL Lint Tool script4-53How To generate an hdl lint Tool Script4-53ContentsGenerate a Board-Independent Ip core from MATLAB 4-55Generate a board-Independent Ip core4-55Requirements and Limitations for IP Core generation4-57Minimize clock enables4-58Using the GUi4-59Using the Command Line4-59Limitations4-59VerificationVerify Code with HDL Test Bench5-2Generate Test bench with file i/oWhen to Use file i/o In Test bench5-5How Test bench generation with file i/o works5-5Test Bench Data files5-5How to generate Test bench with file i/o5-6Limitations When Using File 1/0 In Test Bench5-6DeploymentGenerate Synthesis Scripts6-2Optimization7RAM Mapping7-2Map persistent Arrays and dsp. Delay to RAM7-3How To Enable RaM Mapping7-3RAM Mapping requirements for Persistent Arrays andSystem object PropertiesRAM Mapping Requirements for dsp. Delay Systemob7-6RAM Mapping Comparison for MATLAB Code7-8Pipelining7-9Port registers7-9Input and Output Pipeline registers7-9Variable pipelining7-9Register Inputs and Outputs7-10Insert Input and Output Pipeline registers7-11Distributed Pipelining7-12What is Distributed Pipelin7-12Benefits and Costs of Distributed pipelining7-12Selected Bibliograph7-12Pipeline matlab variables7-13Using the hdl Workflow Advisor7-13Using the Command Line Interface7-13Limitations of MatlAB Variable Pipelining7-13Optimize MatLAb loops7-15oop Streaming7-15Loop unrolling7-15How to Optimize maTLaB loops7-15Limitations for MaTLAB Loop Optimization7-16Constant Multiplier optimization7-17Specify constant multiplier optimization7-19Distributed Pipelining for Clock Speed Optimization7-20Map Matrices to Block RAMs to Reduce Area7-27Resource Sharing of Multipliers to Reduce Area7-32Loop streaming to Reduce Area7-41Contents

2020-12-10下载

积分：1
经典MUSIC算法MATLAB仿真，带详细注释
经典MUSIC算法MATLAB仿真，带详细注释，仿真通过。可以直接使用。MATLAB阵列信号处理，DOA估计，MATLAB信号处理，信息与信号处理专业，通信专业等学科学习的例程，经典仿真案例，学习入门必备，程序正确，可运行。

2020-06-20下载

积分：1
分层前推回代潮流计算
对33节点配电网进行节点分层，节点分层后计算配电网潮流可以大量提升计算效率

2020-11-28下载

积分：1
合宙Air724 Cat1 4G物联网模块DTU固件.rar
合宙Air724 Cat1 4G物联网模块DTU固件，包含以下固件iRTU_1.8.11_Luat_V0009_RDA8910.paciRTU_1.8.11_Luat_V0009_RDA8910_FLOAT.paciRTU_1.8.11_Luat_V0009_RDA8910_TTS.pac

2021-05-06下载

积分：1
CMOS模拟集成电路设计（Allen ）课后习题解答
CMOS模拟集成电路设计（Allen ）课后习题解答，每题都有答案，清晰明了。

2020-07-04下载

积分：1

696518资源总数
105877会员总数
14今日下载

matlab自动平行泊车系统

0 个回复

热门标签

热门下载