登录
首页 » VHDL » MPEG

MPEG

于 2022-01-24 发布 文件大小:246.28 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

MPEG-2TS 流嵌入控制数据的设计,设计的要求是用控制数据替换MPEG-2 TS 流中的空帧-MPEG-2TS control data stream embedded in the design, the design requirements is to control data to replace MPEG-2 TS stream of the air frame

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vivado2019d1license
    说明:  vivado的license ,可以用在2019.1,2019.2,在win10 64bit上已检验过.(It can used in vivado2019.1,2019.2)
    2020-03-21 17:15:21下载
    积分:1
  • rc6_decryption
    rc6 algorithm designed based on verilog and is verified
    2020-12-01 21:59:28下载
    积分:1
  • DigitalClock
    数字钟:实验中用到的小程序,用于万年历中的模块(Digital clock: a small program used in the experiment, the modules for calendar)
    2013-05-26 09:25:23下载
    积分:1
  • adder2
    此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ,特别是模为 60 的 BCD码加法计数器,这是我目前发现的最优源代码,应用于解码器领域。(This source code is based on the Verilog language define the continued assignment of 2-to-1 multiplexer, blocking assignments define the 2-to-1 multiplexer, non-blocking assignments, blocking assignments, module code for the addition of 60 BCD counters, BCD code module for the addition of 60 counters, BCD code- seven-segment LED display decoder, the data described by casez selector, for example hidden latch, in particular, the BCD model code for the addition of 60 counters, this is my found that the best current source code, the decoder used in the field.)
    2010-10-30 15:14:06下载
    积分:1
  • uart
    通过串口发送,实现FPGA与stm32的dds发生器(Implementation of DDS generator)
    2018-11-28 09:19:29下载
    积分:1
  • 用vlog语言编制程序CPU控制器源代码…
    用vlog语言编写的cpu控制器源代码,用于fpga的硬件编程实验-vlog language used in the preparation of cpu controller source code for programming fpga hardware experiments
    2022-02-15 12:37:59下载
    积分:1
  • Altium Partner SN-1000010 r10
    说明:  Browser modularization processing, browser modularization combing, browser modularization expansion
    2020-06-24 04:20:01下载
    积分:1
  • Documentation Of Digital Electronic Systems With VHDL from US DOD.
    Documentation Of Digital Electronic Systems With VHDL from US DOD.
    2022-05-09 12:50:24下载
    积分:1
  • RFID
    RFID防碰撞算法的研究,以及对其各种算法的仿真,以及改进算法的仿真和比较。(RFID anti-collision algorithm, as well as its simulation algorithms, and improved simulation and comparison algorithms.)
    2020-12-03 09:59:25下载
    积分:1
  • music
    说明:  是用VHDL语言编写的乐曲演奏程序,详细的写了各个模块的子程序(VHDL language is the music playing program)
    2009-08-17 08:52:31下载
    积分:1
  • 696516资源总数
  • 106457会员总数
  • 15今日下载