登录
首页 » VHDL » 本文为verilog的源代码

本文为verilog的源代码

于 2022-01-24 发布 文件大小:22.60 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

本文为verilog的源代码-In this paper, the source code for Verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个用vhdl硬件描述语言实现的一个比较简单的除法器
    一个用vhdl硬件描述语言实现的一个比较简单的除法器-an divider using vhdl
    2022-05-15 11:56:12下载
    积分:1
  • GMSK
    说明:  高斯最小频移键控(Gaussian Filtered Minimum Shift Keying),这是GSM系统采用的调制方式。数字调制解调技术是数字蜂窝移动通信系统空中接口的重要组成部分。GMSK调制是在MSK(最小频移键控)调制器之前插入高斯低通预调制滤波器这样一种调制方式。GMSK提高了数字移动通信的频谱利用率和通信质量。(Gauss Filtered Minimum Shift Keying is a modulation method used in GSM system. Digital modem technology is an important part of air interface of digital cellular mobile communication system. GMSK modulation is a method of inserting a Gaussian low-pass pre-modulation filter before the MSK (minimum frequency shift keying) modulator. GMSK improves the spectrum utilization and communication quality of digital mobile communication.)
    2019-06-14 09:18:30下载
    积分:1
  • OFDM
    :采用FPGA来实现一个基于OFDM技术的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制器包括:信道编码(Reed-Solomon编码),交织,星座映射,FFT和插入循环前缀等模块。我另外制作了相应的解调器,可以实现上述功能的逆变换。(: Using FPGA to implement a technology-based OFDM communication systems in base-band data processing part of the modem. One part of the modulator launch include: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and cyclic prefix insertion modules. I also produced a corresponding demodulator can achieve the above-mentioned inverse transform function.)
    2009-04-16 12:28:17下载
    积分:1
  • FPGA-a-CPLD-newest-Technology-guide
    FPGA/CPLD技术是近年来计算机与电子技术领域的又一场革命。本书以Xilinx与Altera公司的FPGA/CPLD为主,详细介绍了FPGA/CPLD从芯片到MAX+plusⅡ、Quartus与ISE开发环境和Verilog/VHDL语言,并以交通灯逻辑控制、电子钟与点阵LED显示、LCD液晶显示及计算机ISA接口和PCI接口的设计等为例,由浅入深地详述了如何应用FPGA/CPLD进行电子设计。书中的大多数电路图和源程序已经过实例验证,读者可以直接应用于自己的设计。本书的特点是强调实用性和先进性,力求通俗易懂。 本书适用于计算机、电子、控制及信息等相关专业的在校大学生,对广大工程技术人员也具有实用价值。(FPGA/CPLD technology in recent years the field of computer technology and electronic another revolution. Book Xilinx and Altera' s FPGA/CPLD based, detailing the FPGA/CPLD from the chip to MAX+plus Ⅱ, Quartus and ISE development environment and Verilog/VHDL language and logic control traffic lights, electronic bell with dot matrix LED display , LCD liquid crystal display and computer ISA interface and PCI interface design, for example, progressive approach to detail how the application of FPGA/CPLD for electronic designs. Circuit and the source of most of the book have been instances of verification, the reader can be directly applied to their own design. Characteristic of this book is to emphasize the practical and advanced, best straightaway. This book applies to computers, electronics, control and information and other related professional college students, the majority of engineering and technical personnel also has practical value.)
    2013-08-27 11:39:27下载
    积分:1
  • TFT_CTRL_800_480_16bit
    文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
    2019-04-12 09:22:29下载
    积分:1
  • EDA
    EDA-Verilog 编码原则,初学者必看!-EDA-Verilog coding principles, beginners must-see!
    2022-02-20 01:38:26下载
    积分:1
  • mp3decoder
    verilog实现mp3解码程序,包括testbench(mp3 decoder verilog implementation procedures, including the testbench)
    2020-12-31 15:38:59下载
    积分:1
  • brazorobotico
    Brazo robotico proyecto para laboratorio
    2015-02-21 05:57:29下载
    积分:1
  • sp6ex15
    SRAM读写测试,每秒进行一次单字节SRAM读写,使用chipscope观察时序波形(SRAM read and write test, a single byte SRAM read and write every second, using chipscope to observe the timing waveform)
    2017-08-02 10:29:57下载
    积分:1
  • Read_SPI_ADC
    This VHDL code takes a clock, reset, Capture_EN and SPI data LT2315 ADC and generates SPI_CLK and SPI_nCS of it and reads 12-bit serial data ADC and returns 12-bit parallel data.
    2015-10-13 14:43:13下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载