登录
首页 » VHDL » vhdl code for decoder and detemines the basic mechanism of gates of decoder

vhdl code for decoder and detemines the basic mechanism of gates of decoder

于 2022-01-25 发布 文件大小:531.00 B
0 36
下载积分: 2 下载次数: 1

代码说明:

vhdl code for decoder and detemines the basic mechanism of gates of decoder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • shuzifujieqi
    主要给出准循环的LDPC码编码实现方法,译码方法选择,并给出了帧同步的解决方法(Give the main quasi-cyclic LDPC codes achieve coding method, decoding method of selection, and give the frame synchronization solution)
    2009-03-14 17:22:33下载
    积分:1
  • 9536
    Xilinx user constraints file for the cpld xc9536 or xc9536xl or xc9572 or xc9572xl
    2012-11-06 11:49:12下载
    积分:1
  • usbd_ucos
    基于ALINX AX7020硬件平台的USB-OTG通信程序。操作系统采用uCOS III v1.41,基本实现了双向USB2.0 块传输(Bulk Transfer)通信,zynq的PS端接收USB数据并回传至主机。经测试,主机端Window10系统采用libUSBK编程时,采用64字节的块时,传输速率可达210Mbps。zynq开发工具为Vivado2015.4,程序包中包含了全部的硬件和软件工程文档。(A USB-OTG communication project where an AX7020 platform is employed as USB device. The embeded operating system is uCOS III of version 1.41, and the FPGA toolchain is Vivado 2015.4. This project implements a full speed bidirectional USB2.0 bulk transfer. A test on Windows 10 host with libUSBK shows that the transfer speed is up to 201Mbps.)
    2020-09-09 09:38:02下载
    积分:1
  • Traffic_RYG
    说明:  交通灯的控制,分主干道和从路交通灯,主路优先,正常情况下,绿灯60s,红灯30S,黄灯5S(Traffic light control)
    2020-06-21 06:40:02下载
    积分:1
  • PWM
    通过正弦波和三角波的比较产生SPWM波形(Through the comparison of sine wave and triangle wave produces SPWM waveform)
    2016-12-23 14:36:56下载
    积分:1
  • HDMI
    Verilog 写的HDMI接口源程序及说明文档(HDMI interface verilog code and specificaiton paper)
    2010-09-27 11:18:01下载
    积分:1
  • 05_fifo_test
    说明:  FIFO: First in, First out 代表先进的数据先出,后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO,根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)
    2021-04-08 22:19:20下载
    积分:1
  • VGA显示彩色图像,VHDL,Quartus
    vga显示彩色图像ip,alter开发板-vga display color image,vhdl,quartus
    2022-09-20 17:40:02下载
    积分:1
  • c8051fPLL
    说明:  C8051F的一个特点就是可以倍频到100M。近来用到。在单片机的调试通过其PLL倍频函数。供用到的朋友参考和借鉴。(One feature is the ability C8051F multiplier to 100M. Recently used. In MCU debugging functions through its PLL multiplier. Used for reference for a friend.)
    2021-03-04 12:39:32下载
    积分:1
  • 7941952NCO_sin
    NCO 代码设计 使用VHDL语言 (nco)
    2009-05-23 16:39:37下载
    积分:1
  • 696522资源总数
  • 104047会员总数
  • 21今日下载