登录
首页 » Verilog » 一款商用ADC的verilog

一款商用ADC的verilog

于 2022-01-25 发布 文件大小:1.62 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

商用可综合adc,分辨率为16位,内含一个时序检查功能,可供对ADC感兴趣的人有帮助。尤其是需要一个ADC模型的可以使用

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Actel8051Core
    Actel 8051 Verilog core
    2020-06-27 03:00:02下载
    积分:1
  • DDS
    基于FPGA器件的DDS设计实现中的一个核心部分就是波形存储表的设计。首先采用LPM_ROM和 VHDL选择语句这两种方法进行波形存储表的设计和比较分析 然后考虑到硬件资源的有限性及DDS的精度要 求,对这两种方法的程序进行了优化 最后对这两种方法设计的程序进行仿真和硬件调试。结果表明:采用这两种 方法都能有效地实现DDS中波形存储表的设计。 (DDS-based FPGA devices designed to achieve one of the core of the waveform is stored in table design. First of all, choose to adopt LPM_ROM and VHDL statements of these two methods for the design waveform storage tables and comparative analysis and then, taking into account the limited hardware resources and the accuracy of DDS, the two methods to optimize the process the last of these two methods of process design simulation and hardware debugging. The results showed that: the use of these two methods are all effective ways to achieve the DDS waveform stored in the table design.)
    2009-05-24 10:56:30下载
    积分:1
  • VHDL
    Project manager is reak vhdl old man
    2015-09-10 10:06:28下载
    积分:1
  • 设计与表征的并行前缀加法器使用 Fpga
    并行前缀加法器(也被称为carrytree
    2022-10-09 12:20:02下载
    积分:1
  • modelsim_gaosi
    说明:  用matlab将图片转成灰度图TXT,再通过verilog将数据导入FPGA中,采用高斯滤波算法来处理,再将处理后的图片数据导出到TXT中。(The image is transformed into gray-scale image TXT by MATLAB, and then the data is imported into FPGA by Verilog, processed by Gauss filter algorithm, and then the processed image data is exported to TXT.)
    2020-05-28 16:20:09下载
    积分:1
  • sram_test_OK
    主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动,SRAM型号为IS61LV25616,程序语言为Verilog,开发环境为quartusII 7.0,为一工程,可直接下载到FPGA中,含电路图(Mainly based on FPGA (EP2C8Q208I8) driving under the SRAM, SRAM model IS61LV25616, programming language for Verilog, a development environment for quartusII 7.0, for a project, can be downloaded directly to the FPGA, including circuit diagrams)
    2014-12-24 22:08:36下载
    积分:1
  • FPGA_LED
    FPGA入门点亮一个LED灯,作为FPGA入门级程序(FPGA is)
    2012-03-26 21:57:27下载
    积分:1
  • 加法器和乘数
    不同类型的加法器和乘法器在 verilog 中实现。这些都是: 携带看加法器,carryskip 加法器,booth 型乘法器,阵列乘法器
    2022-05-20 12:07:35下载
    积分:1
  • ieee1588_megacore_fpga_ip
    IEEE1588de FPGA 程序,已测试,可直接用,方便(IEEE1588de FPGA program has been tested, can be directly used to facilitate)
    2021-03-26 11:59:13下载
    积分:1
  • 基于verilog的AMI协议编码,modelsim仿真
    基于verilog的AMI协议编码, 已用modelsim验证。
    2022-08-15 20:57:37下载
    积分:1
  • 696516资源总数
  • 106641会员总数
  • 4今日下载