登录
首页 » VHDL » VHDL Storage/counter design

VHDL Storage/counter design

于 2022-01-26 发布 文件大小:6.32 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

vhdl寄存/计数器设计-VHDL Storage/counter design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD7895
    读取AD7895 的12位ADC转换值,连续读取方式,采样速率为20mS 一次。(Read the 12 bit ADC conversion value of AD7895.)
    2018-10-20 12:34:24下载
    积分:1
  • Apply-of-turbo-code-in-LTE
    turbo码在LTE中的实现,并在fpga中得到了实现(turbo code in LTE implementations, and have been achieved in fpga)
    2021-01-14 20:28:46下载
    积分:1
  • algorithm_design_and_logic_implemention
    本书作者为夏宇文,详细讲解了从算法设计与验证到硬件逻辑实现的过程,要求读者有一定的verilog基础(This book author XIA Yu-Wen gave a detailed account from algorithms to hardware logic design and verification of implementation process, requiring readers to have some basis for verilog)
    2009-11-11 21:19:03下载
    积分:1
  • BRAT
    early branch rename table(store rename table once the branch instruction comes in. Used in out of order pipeline processor)
    2012-03-27 15:15:08下载
    积分:1
  • 7-5
    基于FPGA的ip核FIR低通滤波器,实现滤波功能,简单好用(FPGA-based ip core FIR filter for filtering function, easy to use)
    2020-10-05 11:47:38下载
    积分:1
  • vhdl 语言代码多路复用器
    multiplexerwe 的 vhdl 程序可以写也像 thisits 非常简单的代码为 beginers 了解 4: 1 多路复用器
    2023-04-22 00:05:03下载
    积分:1
  • 乐曲播放器
    用vhdl语言编写的程序,可以播放乐曲,有分频模块,可播放梁祝等歌曲。
    2022-01-21 18:49:47下载
    积分:1
  • 信号的提取
    说明:  1、SignalTap II Logic Analyzer使用方法; 2、掌握捕获条件的设置 3、学会硬件信号分析,了解硬件信号监视和软件调试的差异(1. How to use signaltap II logic analyzer; 2. Master the setting of capture conditions 3. Learn hardware signal analysis, understand the difference between hardware signal monitoring and software debugging)
    2021-01-11 14:31:37下载
    积分:1
  • 2bit_ecc
    基于BCH码的ECC纠错算法,可纠错2位错误码,供参考(Based on BCH code ECC error correction algorithm, two error codes can be corrected for reference.)
    2021-01-26 11:08:36下载
    积分:1
  • 实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date...
    实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date-rom 利用原图将各模块综合,利用ps2键盘控制频率及相位。-Dds realize functions, using Quartus software, sub-modules including the adder, phase-locked loop, date-rom image to the module using integrated, using ps2 keyboard to control the frequency and phase.
    2022-01-26 04:52:55下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载