登录
首页 » 电子书 » it is a good OPENGL book

it is a good OPENGL book

于 2022-01-26 发布 文件大小:60.12 kB
0 153
下载积分: 2 下载次数: 1

代码说明:

这是一本非常好的OPENGL的学习的书,介绍的内容丰富,还有各种OPENGL怎么用VC++实现的代码,非常适合学习OPENGL编程的初学者。-it is a good OPENGL book

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • THE PCB SKILL OF DSP
    开发板的质量优劣直接关系的开发程序的能否运行,尤其是对高速开发板的布局布线尤为重要!-THE PCB SKILL OF DSP
    2023-08-04 10:25:05下载
    积分:1
  • MFCWindows程序设计(第二版)(中文版)的全部配套源代码
    MFCWindows程序设计(第二版)(中文版)的全部配套源代码-MFCWindows Program Design (Second Edition) (Chinese version) of all supporting source code
    2022-11-12 21:55:04下载
    积分:1
  • java数据结构和算法
    Data Structures & Algorithms in Java by Robert Lafore ISBN: 1571690956 Sams © 1998, 617 pages Beautifully written and illustrated, this book introduces you to manipulating data in practical ways using Java examples
    2022-02-19 22:16:16下载
    积分:1
  • 有关java编程问题的收集,有500篇之多,相信对于学习帮助很大!...
    有关java编程问题的收集,有500篇之多,相信对于学习帮助很大!-on the collection, there are as many as 500, I believe is very helpful for learning!
    2022-03-16 19:15:18下载
    积分:1
  • Based on 8051 C programming language, a thorough tutorial! Oh, very good!
    基于8051的C语言的彻底编程教程!很不错哦!-Based on 8051 C programming language, a thorough tutorial! Oh, very good!
    2023-03-04 11:50:04下载
    积分:1
  • FPGA pipelined designs on paper This work investigates the use of very deep pipe...
    关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest
    2022-11-28 12:05:03下载
    积分:1
  • 实用的python2.5中文手册。需要的可以看看。
    实用的python2.5中文手册。需要的可以看看。-Practical English Handbook python2.5. Need to look at.
    2022-07-13 19:29:38下载
    积分:1
  • 3DS导入大小的存在,位置和不同问题的改善…
    针对3ds导入时存在尺寸,位置多变的问题进行了改进,提出了对模型进行规范化的处理。-3ds import for the existence of size, location and varied issues to improve the proposed model is the standardization of treatment.
    2022-12-11 23:50:04下载
    积分:1
  • eclipes video programming, which teachers said very clearly, very suitable for b...
    eclipes视频编程,里面老师讲的很清楚,很适合初学者学习-eclipes video programming, which teachers said very clearly, very suitable for beginners learning
    2022-03-17 01:27:40下载
    积分:1
  • Oreilly publishing a book in English
    一本Oreilly出版社的英文电子书,写的非常好-Oreilly publishing a book in English
    2023-03-04 20:50:04下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载