登录
首页 » VHDL » 7段数码显示译码器

7段数码显示译码器

于 2022-01-26 发布 文件大小:36.74 kB
0 146
下载积分: 2 下载次数: 2

代码说明:

7段数码显示译码器-seven of the digital display decoder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LDPC-long40rate0.5-encode-and-decode
    LDPC的短码,码长为40速率为0.5的LDPC码的设计,用的是QC矩阵,压缩文件为原码部分,工程太大传不上去。(LDPC short code, a code length of 40 rate of 0.5 LDPC code design, using a QC matrix, the compressed file is part of the original code, do not pass up the works too.)
    2013-07-01 09:28:47下载
    积分:1
  • SD-Host-Controller-master
    说明:  sd卡的verilog代码,包含一些sd卡例程(SD card Verilog code, including some SD card routines)
    2021-04-29 13:48:42下载
    积分:1
  • 本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。
    this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-06-27 01:31:46下载
    积分:1
  • COSTAS环载波同步
    说明:  how to come ture a costas loop in FPGA with verilog,it is very useful on project
    2019-05-07 11:12:02下载
    积分:1
  • muxcounter
    Multiplexer styles in VHDL
    2017-09-11 14:06:42下载
    积分:1
  • Huffman
    用VHDL编写的huffman编码的源程序(With the VHDL source code written in huffman coding)
    2010-06-08 14:58:32下载
    积分:1
  • AD9826
    AD9826中文说明书 ,对于学习AD9826元件有很大的帮助。(AD9826 Discription in Chinese)
    2015-04-12 14:22:34下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • CPUdesign
    说明:  计算机组成原理实验多时钟周期CPU设计,包含VHDL代码的设计,实验电路图,实验详细截图。(Computer component experiments designed more CPU clock cycles, including VHDL code design, test circuit, test detailed screenshots.)
    2020-09-07 19:28:05下载
    积分:1
  • FPGA_LED
    FPGA入门点亮一个LED灯,作为FPGA入门级程序(FPGA is)
    2012-03-26 21:57:27下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载