登录
首页 » VHDL » 用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.

用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.

于 2022-01-26 发布 文件大小:351.14 kB
0 52
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.-write VHDL VGA core, is a very good subset of the core, has a lot of functions.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • csbar(3) : X"E0000" to X"E01FF"
    -- M68008 Address Decoder -- Address decoder for the m68008 -- asbar must be 0 to enable any output -- csbar(0) : X"00000" to X"01FFF" -- csbar(1) : X"40000" to X"43FFF" -- csbar(2) : X"08000" to X"0AFFF" -- csbar(3) : X"E0000" to X"E01FF" -- download from www.pld.com.cn & www.fpga.com.cn --- M68008 Address Decoder-- Address decod er for the m68008-- 0 asbar must be to enable any o utput-- csbar (0) : X "00000" to X "01FFF"-- csbar (1) : X "40000" to X "43FFF"-- csbar (2) : X "08000" to X "0AFFF"-- csbar (3) : X "E0000" to X "E01FF"-- download from www.pld. com.cn
    2022-02-26 21:53:57下载
    积分:1
  • FPGA realize for a good vga display routines, vhdl language.
    针对FPGA一个实现vga显示的很好的例程,vhdl语言编写。-FPGA realize for a good vga display routines, vhdl language.
    2022-01-24 09:45:51下载
    积分:1
  • s3esk_picoblaze_dac_control
    This is the Spartan 3E tutorial_02.
    2017-08-07 13:54:36下载
    积分:1
  • doing more of a state machine on the three described earlier. Many more informat...
    自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.
    2022-02-12 02:20:30下载
    积分:1
  • clock
    数字系统设计报告,多功能电子钟,显示年月日星期时分秒,及校时等功能(Digital system design report, multi-functional electronic bell, show date when the minutes and seconds a week, and school functions when)
    2009-01-02 16:36:29下载
    积分:1
  • newdecode
    密码锁,大学数字eda课程顺序锁的源代码,有2位或者4位的顺序锁,可以在fpga或者cpld上实现 (Password lock, digital eda course the order of the source code of the locks, the order of two or four locks, and can be implemented on the fpga or cpld)
    2012-03-09 00:04:57下载
    积分:1
  • vhdl classical source code
    vhdl经典源代码――ps2接口设计,入门者必须掌握-vhdl classical source code-- ps2 interface design, beginners must master
    2022-04-07 18:12:38下载
    积分:1
  • design through verilog hdl
    design through verilog hdl
    2023-04-07 06:25:04下载
    积分:1
  • mybch1
    说明:  实现(7,4)BCH码的编码和译码。已知生成矩阵和校验矩阵,通过c=m*G进行编码,译码时利用伴随式译码。s=c*H‘,求得伴随式,对应的错误图样找到错误位置,对错误位置进行更正,得到译码结果。(Coding and decoding of (7,4) BCH Codes)
    2021-04-27 17:28:44下载
    积分:1
  • Continuous_acoustic_emission_board
    说明:  多通道连续声发射数据采集,每个通道最大5M,采用verilog编程,内部用状态机。(Multichannel continuous acoustic emission data acquisition, each channel up to 5M, using Verilog programming, internal state machine.)
    2020-06-25 13:00:01下载
    积分:1
  • 696524资源总数
  • 103838会员总数
  • 43今日下载