登录
首页 » VHDL » 这是一个VHDL代码为USB

这是一个VHDL代码为USB

于 2022-01-26 发布 文件大小:137.07 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

this a vhdl code for usb-this is a vhdl code for usb

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CIC
    Efficient CIC filter Implementation using VHDL
    2010-11-19 08:54:23下载
    积分:1
  • VHDL语言程序集。PDF格式,所有的例子,你将看不到偷…
    vhdl语言例程集锦.pdf,全部的例子,看你会不会偷了-VHDL language routines Collection. pdf, all the examples, you will not see stealing
    2022-02-11 21:16:40下载
    积分:1
  • DAC1220
    高精度直流信号源,DAC1220,20位分辨率,双极性输出(High-precision DC source, DAC1220,20 bit resolution, bipolar output)
    2021-02-28 16:29:35下载
    积分:1
  • VHDL-Keyboard
    设计制作一个检测4*4矩阵键盘的按键编码的实验,把实际按键的键值的八位编码先转换成从0000—1111的编码,再译成数码管能识别的八位编码,在数码管动态显示时,4*4矩阵键盘的第一行对应00—03,第二行对应04—07,第三行08—11,第四行对应12—15。(Design a 4* 4 matrix keyboard key coding experiments to detect the key the actual key octet coded first convert from 0000-1111 encoding, and then translated into digital tube to identify the eight coding, digital tube dynamic display, the first line of the 4* 4 matrix keyboard corresponding to 00-03, the second line corresponds to 04-07, the third line of 08-11, the fourth line corresponds to 12-15.)
    2012-07-01 10:02:33下载
    积分:1
  • FPGA-design-and-application
    已经正式出版,西安电子科技大学出版社,FPGA设计及应用,作者褚振勇(Has been officially published, Xi' an University of Electronic Science and Technology Publishing House, FPGA design and application, the author Zhezhengyong)
    2009-06-03 15:57:31下载
    积分:1
  • CHING
    数字钟vhdl主要分为正常显示与报时功能(Digital clock vhdl)
    2013-03-06 15:32:11下载
    积分:1
  • 设计一个可以小时、分钟、12小时或24小时和秒的时间…
    设计一个能进行时、分、秒计时的十二小时制或二十四小时制的数字钟,并具有定时与闹钟功能,能在设定的时间发出闹铃音,能非常方便地对小时、分钟和秒进行手动调节以校准时间,每逢整点,产生报时音报时。 实验平台: 1. 一台PC机; 2. MAX+PLUSII10.1。 Verilog HDL语言实现,还有完整的实验报告-The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report
    2022-07-22 15:10:59下载
    积分:1
  • RTL8369-design-kit-v3_5
    RTL8369开发资料,包括手册,图纸,Layout说明等等(RTL8369 development information, including manuals, drawings, Layout Guide.)
    2014-12-07 13:04:30下载
    积分:1
  • 数字频率计
    该项目用来测量频率。它有三个范围,其中包括 0.01 赫兹 ~ 1 Hz,1 ~ 100 Hz 和 100 ~ 10000 Hz。这样的结果将是最好的程序能自动调节到最佳的范围内。这个项目是在 Altera 软件 8.1 上进行验证。
    2022-08-26 07:45:48下载
    积分:1
  • STM32与FPGA通信
    stm32与fpga之间的通信,协议是SPI的,可双向通信(双向通信需要自己例化,只例化了fpga到stm32)(Communication between STM32 and FPGA, the protocol is SPI, two-way communication (two-way communication needs to be taken as an example, only FPGA to STM32))
    2020-11-16 09:49:40下载
    积分:1
  • 696516资源总数
  • 106478会员总数
  • 6今日下载