登录
首页 » VHDL » Verilog 下 16位除法算法程序,高精度,固定17个时钟周期

Verilog 下 16位除法算法程序,高精度,固定17个时钟周期

于 2022-01-27 发布 文件大小:142.80 kB
0 175
下载积分: 2 下载次数: 1

代码说明:

Verilog 下 16位除法算法程序,高精度,固定17个时钟周期-Verilog under 16 division algorithm procedures, high-precision, fixed in 17 clock cycles

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • tlc5615
    TLC5615串行DA的驱动接口,采用verilog编程(TLC5615 driver DA serial interface using verilog programming)
    2009-04-27 11:59:22下载
    积分:1
  • modbus_latest.tar
    modbus的fpga实现。opencores上最新版本。使用fpga实现,可以大大提高响应速度,对其功能进行模块化。(modbus of fpga implementation. opencores the latest version. Use fpga implementation, can greatly improve the response speed, its function modularity.)
    2020-10-22 10:37:23下载
    积分:1
  • ds190-Zynq-7000-Overview
    zedboard的资料说明书,可以帮助你理解(zedboard data sheets, can help you understand)
    2012-11-06 10:51:14下载
    积分:1
  • FM
    说明:  使用Verilog HDL ,FM调制信号。(Using Verilog, HDL, and FM modulation signals.)
    2017-10-09 22:35:11下载
    积分:1
  • 由VHDL 语言实现的数控分频 利用的是QUARTUES环境已经得到验证...
    由VHDL 语言实现的数控分频 利用的是QUARTUES环境已经得到验证-By the NC VHDL language is the use of sub-frequency QUARTUES environment has been tested
    2023-01-20 00:20:04下载
    积分:1
  • veval
    It is vhdl code for defining a finite state machine
    2009-08-07 18:06:13下载
    积分:1
  • I2C_CSDN
    verilog 编写的I2C程序,控制D/A的(I2C program written by Verilog to control D/A)
    2020-06-18 21:20:02下载
    积分:1
  • BPSK
    先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • prj_ex_5
    自动化仿真平台的搭建使用代码,经过具体的仿真和优化,发现代码完全可用(The automated simulation platform is built using code, and after specific simulation and optimization, it is found that the code is fully available)
    2017-09-21 15:11:33下载
    积分:1
  • LVDS_RX
    说明:  lvds_rx IP核硬件设计代码,使用时注意LVSD_RX模块的延时参数的设置,3.5倍时钟相位的设置(Lvds IP core hardware design code, when using the attention LVSD module delay parameter settings, 3.5 times the clock phase settings)
    2021-04-26 11:38:45下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载