登录
首页 » VHDL » verilog编写的计算百分比模块

verilog编写的计算百分比模块

于 2022-01-31 发布 文件大小:91.08 kB
0 48
下载积分: 2 下载次数: 1

代码说明:

verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 简单的键盘接口模块程序
    一个简单的键盘接口模块程序,对键盘输入的数据和时钟信号进行过滤。过滤后的数据信号PS2Df将被送入两个11位移位寄存器中(A simple keyboard interface module program filters keyboard input data and clock signals. The filtered data signal PS2Df will be fed into two 11-bit displacement registers.)
    2020-06-24 02:00:02下载
    积分:1
  • 32位二进制除法器2
    2023-01-06 11:10:03下载
    积分:1
  • Double_Pulse_Test
    利用VHDL语言描述出一个双脉冲,可任意设置两脉冲长和中间时间间隔。(A double pulse is described in VHDL language, and the two pulse length and the intermediate time interval can be arbitrarily set.)
    2020-11-22 12:29:35下载
    积分:1
  • state-machine
    一个简单的用verilog实现的售货机状态机设计,内有word介绍设计的原理(A simple realization of a vending machine with verilog state machine design, there are design principles introduced word)
    2021-01-20 23:48:42下载
    积分:1
  • verilog
    《数字信号处理的FPGA实现(第三版)》作者:U.Meyer-Baese 的配套源码,基于quartus9.0编写,使用的cyclone ii。其中包含FIR IIR FFT等算法的实现,对学习图像处理很有帮助。( FPGA digital signal processing (third edition) Author: U.Meyer-Baese The matching source, based on quartus9.0 preparation, the use of cyclone ii. Which includes FIR IIR FFT algorithm such as the realization of learning to image processing helpful.)
    2016-12-21 10:14:26下载
    积分:1
  • MSK_BER
    msk比特误码率matlab仿真 匹配滤波器(the msk bit error rate matlab simulation matched filter)
    2020-11-14 11:49:42下载
    积分:1
  • Verilog_add_div_multi_exp
    使用verilog写的32位浮点数加法模块、浮点数乘法模块、浮点数除法模块、浮点数指数模块。指数模块是综合前面三个例化成泰勒级数求指数,迭代次数(可设置)决定了精度。(Use verilog write 32-bit floating-point addition module, floating-point multiplication module, floating-point division module, the floating point number index module.Index module is a comprehensive index of the front three cases into Taylor series for calculating index, the number of iterations can be set to determine the precision)
    2020-12-18 09:49:10下载
    积分:1
  • AD_100k
    ADC Reference code!Clock 100kHz
    2020-06-24 10:40:02下载
    积分:1
  • 去抖动状态机,外部按键转换状态,同时可去抖动
    去抖动状态机,外部按键转换状态,同时可去抖动-To shake state machine, the external key conversion state, while to the jitter
    2022-02-07 09:04:28下载
    积分:1
  • sata3.0协议及FPGA各模块实现
    说明:  sata3.0协议及FPGA各模块实现,有代码及文档说明。(Sata3.0 protocol and FPGA module implementation, with code and documentation.)
    2020-02-13 01:02:31下载
    积分:1
  • 696524资源总数
  • 103957会员总数
  • 51今日下载