登录
首页 » VHDL » use of the VHDL language ALTERA company's board up3 have vga signal containi...

use of the VHDL language ALTERA company's board up3 have vga signal containi...

于 2022-01-31 发布 文件大小:10.39 kB
0 116
下载积分: 2 下载次数: 1

代码说明:

使用vhdl语言在altera公司的up3板上产生vga信号,里面有详细的解析和说明,是一个很好的教程。和上一个文件razzle差不多,但是产生的效果不一样。-use of the VHDL language ALTERA company"s board up3 have vga signal containing a detailed analysis and explanation is a good guide. And on a razzle almost document, but the effects are not the same.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog HDL__.rar a brief tutorial, very useful
    Verilog HDL__.rar 简要教程,很有用-Verilog HDL__.rar a brief tutorial, very useful
    2022-09-27 05:05:03下载
    积分:1
  • the-verilog-code-of-can-usb-i2c
    CAN总线,I2C,USB等的FPGA实现源码(CAN bus, I2C, USB, etc. FPGA implementation source)
    2012-12-15 01:25:33下载
    积分:1
  • SSI-ABZ
    SSI转ABZ信号FPGA程序,测试完全可用(Function of SSI convert to ABZ signal,is available)
    2019-05-19 15:37:48下载
    积分:1
  • verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...0000000001...
    verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...000000000100100... 并且 用测试模块来验证状态是否正确工作-verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working
    2022-06-16 14:06:28下载
    积分:1
  • VHDL
    说明:  运用VHDL描述函数发生器的各个波形,可有构成多功能函数发生器。(VHDL description of the use of various function generator waveforms, can constitute a multi-purpose function generator.)
    2009-08-18 16:54:24下载
    积分:1
  • Convolution
    卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
    2017-10-14 19:46:22下载
    积分:1
  • 一个小程序,弹跳消除电路,可消除按健的毛刺干扰
    一个小程序,弹跳消除电路,可消除按健的毛刺干扰-a small procedure, bouncing elimination circuit, according to remove the burr-interference
    2022-05-14 03:36:36下载
    积分:1
  • demo_as32ttl1w
    可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
    2020-06-16 15:00:02下载
    积分:1
  • am
    基于FPGA的用verilog语言写的,改程序可产生不同调制系数和不同频率的AM波,长按按键切换调制度25 、50 、75 和短按按键切换调制信号频率1k、1.5k、2k、2.5k.(Based on the FPGA using verilog language, change the program can produce different coefficients and different frequency modulated AM wave, long press the button to switch the modulation of 25 , 50 , 75 and short press button to switch the modulation signal frequency 1k, 1.5k, 2k, 2.5k.)
    2013-10-14 22:14:56下载
    积分:1
  • uart
    一个实用的uart协议模块,使用verilog 实现(A practical uart protocol modules, use verilog to achieve)
    2013-07-25 11:43:34下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载