登录
首页 » VHDL » 全加器的VHDL程序实现及仿真

全加器的VHDL程序实现及仿真

于 2022-02-03 发布 文件大小:86.05 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

全加器的VHDL程序实现及仿真-full adder VHDL simulation program and

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ZBT-sram控制器VHDL.doc
    ---------------------------------------------------------------------------------- -- Company:       VISENGI S.L. (www.visengi.com) - URJC FRAV Group (www.frav.es) -- Engineer:      Victor Lopez Lorenzo (victor.lopez (at) visengi (dot) com) -- -- Create Date:    12:39:50 06-Oct-2008 -- Pr
    2022-03-02 23:54:43下载
    积分:1
  • SERDES_handbook
    SERDES资料,包括reliability_handbook,serdes_handbook,serdes_introduction(SERDES doc,include reliability_handbook,serdes_handbook,serdes_introduction)
    2017-01-12 18:28:41下载
    积分:1
  • xp2syscloclkpll
    这个是讲pll的具体用法的,一般在fpga设计中都会用到 他,这个是lattice的xp2的pll的介绍,不过,fpga 都是相通的其他两家也差不多(Pll say this is the specific usage, the general design in the FPGA will use him, this is the lattice of the pll of xp2 introduction, however, fpga are connected to other two similar)
    2007-10-31 21:03:07下载
    积分:1
  • Polyphase--Filter
    多相抽取滤波器。分四相,两倍抽取,采用16阶FIR滤波器实现(Polyphase decimation filters. Divided into four phases, extracted twice using 16-order FIR filter implementation)
    2020-09-10 15:58:02下载
    积分:1
  • 第7章数字系统设计实例 7.1 半整数分频器的设计 7.2 音乐发生器 7.3 2FSK/2PSK信号产生器 7.4 实用多功能电子表 7....
    第7章数字系统设计实例 7.1 半整数分频器的设计 7.2 音乐发生器 7.3 2FSK/2PSK信号产生器 7.4 实用多功能电子表 7.5 交通灯控制器 7.6 数字频率计-Chapter 7 Digital System Design Example 7.1-integer dividers designed Music Generator 7.2 7.3 2F SK/2PSK Signal Generator 7.4 Table practical multi-function electronic traffic signal controllers 7.5 7.6 Digital Cymometer
    2022-04-12 22:39:11下载
    积分:1
  • FPGA实验,实现了蜂鸣器发出不同的音调,利用按键,很好玩的...
    FPGA实验,实现了蜂鸣器发出不同的音调,利用按键,很好玩的-FPGA experiment, realized the buzzer sounded a different tone, the use of keys, it is fun
    2022-07-24 17:58:54下载
    积分:1
  • on a serial data input timing will be based on output data using two procedures
    关于一个串行数据输入 根据时序将数据分两路输出的程序 -on a serial data input timing will be based on output data using two procedures
    2022-07-26 17:19:57下载
    积分:1
  • vhdl
    vhdl code for internet interface
    2014-12-04 04:58:04下载
    积分:1
  • Chapter10
    第十章的代码。 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示(Chapter X code. This book by more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of additions device/counters, multipliers/dividers, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and the results demonstrate)
    2009-11-17 13:52:32下载
    积分:1
  • 用verilog写的各种实用的分频器,很好的参考例子。
    用verilog写的各种实用的分频器,很好的参考例子。-Using Verilog to write a variety of practical divider, a good reference example.
    2022-10-26 16:30:03下载
    积分:1
  • 696518资源总数
  • 105540会员总数
  • 37今日下载