登录
首页 » VHDL » 全加器的VHDL程序实现及仿真

全加器的VHDL程序实现及仿真

于 2022-02-03 发布 文件大小:86.05 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

全加器的VHDL程序实现及仿真-full adder VHDL simulation program and

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA锁相环实验
    说明:  FPGA锁相环实验: 顶层文件加底层IP文件构成 top中例化ip核pll(Experiment of Phase-Locked Loop Based on FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • 一个简单的曼彻斯特编码器,将串行数据转换为曼彻斯特编码数据。
    A simple Manchester Encoder to convert serial data to Manchester encoded data.
    2022-06-20 14:27:09下载
    积分:1
  • Traffic lights controller VHDL design, can be controlled by traffic lights at th...
    交通灯控制器的VHDL设计,能控制十字路口的红绿灯转换,通过目标芯片EPF10KLC84-4验证-Traffic lights controller VHDL design, can be controlled by traffic lights at the crossroads of the conversion, through the target chips EPF10KLC84-4 verification
    2023-02-14 06:35:03下载
    积分:1
  • Ver_I2C_eeprom
    用verilog编写的I2C——E2PROM模型。适用于各种型号的E2PROM,代码内部有参数可选。(Written in verilog I2C- E2PROM model. E2PROM, the internal code applicable to various types of optional parameters.)
    2013-04-10 16:14:03下载
    积分:1
  • counter
    本例源代码文件由用户按照书中的操作步骤自己生成,“Example-2-1Project_Navigator_Demo源代码”目录下为源代码的参考文件。“Example-2-1Project_Navigator_Democounter”目录下为完整的工程,包括源代码文件、综合与实现的结果文件、ISE工程文件等,可以使用ISE工程管理器打开工程,供读者参考(In this case the source code files by the user in accordance with the steps the book itself is generated, "Example-2-1 Project_Navigator_Demo source" directory as the source code reference document. "Example-2-1 Project_Navigator_Demo counter" directory for a complete project, including source code files, integrated with the realization of the outcome document, ISE project file, etc. You can use ISE Project Manager, open the project for the reader is referred to)
    2009-09-19 13:53:10下载
    积分:1
  • Dc to use a very good book a very good use of books dc
    一个非常好的dc使用书籍 一个非常好的dc使用书籍-Dc to use a very good book a very good use of books dc
    2022-03-02 00:03:36下载
    积分:1
  • hls_bluebook
    非常好的catapult学习书, catabult 可用于高级综合,由c产生vhdl/verilog(very nice book for catabult study)
    2011-08-18 16:15:08下载
    积分:1
  • qiangda
    基于FPGA的抢答器程序,VHDL 语言描述。(FPGA)
    2010-11-06 11:13:17下载
    积分:1
  • s3ask_ddr2
    DDR2-400样例源代码,用于Xilinx Spartan 3A/3AN Starter Kit(DDR2-400 sample source code for Xilinx Spartan 3A/3AN Starter Kit)
    2009-10-14 11:58:36下载
    积分:1
  • verilog-SPI-core
    用VerilogHDL写的spi 核的例子(A simple example of SPI core using Verilog HDL)
    2011-08-31 20:37:07下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载