-
verilog 232串口收发程序 在开发板上测试成功过
verilog 232串口收发程序 在开发板上测试成功过-verilog 232 serial port transceiver program already had some success in the development of on-board test ^ ^
- 2022-02-11 11:33:57下载
- 积分:1
-
四分频的程序,输出clkout0就是二分频,clkout1是四分频
四分频的程序,输出clkout0就是二分频,clkout1是四分频-Quarter-frequency process, the output clkout0 is two-way, clkout1-fourth the frequency
- 2022-02-15 17:30:06下载
- 积分:1
-
用VHDL源PS2鼠标实现
用vhdl实现ps2鼠标的源程序-achieved using VHDL source ps2 mouse
- 2022-01-28 20:28:25下载
- 积分:1
-
基于FPGA的VGA彩条显示 可用PAXplusII仿真
基于FPGA的VGA彩条显示 可用PAXplusII仿真-FPGA-based VGA color display available PAXplusII Simulation of
- 2022-07-12 22:45:31下载
- 积分:1
-
vga
vga,显示彩条,及其简单易懂,适合初学(vga, display color bars, and its easy-to-understand, suitable for beginners)
- 2012-10-10 21:10:15下载
- 积分:1
-
用于FPGA的huffman算法的HDL编码
用于FPGA的huffman算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。(The huffman algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.)
- 2008-08-01 17:25:44下载
- 积分:1
-
laplace
Laplace可以应用于图像的锐化,根据其原理,对于Laplace后的图像同样可以进行边缘检测。(Laplace can be applied to image sharpening. According to its principle, edge detection can also be performed for images after Laplace.)
- 2020-07-15 18:28:50下载
- 积分:1
-
SPI_Master
此代码是SPI接口的Master的Verilog源代码,经上板测试是没有问题的,请大家放心使用
(This code SPI Interface Master of Verilog source code, there is no problem on board test, please rest assured to use)
- 2021-02-25 09:19:38下载
- 积分:1
-
层合板刚度
层合板的刚度的计算和验算,包括拉伸刚度A、弯曲刚度D以及耦合刚度B。
首先要给定层合板的各个参数,具体有:层合板的层数N;各单层的弹性常数E1、E2、 、G12;各单层对应的厚度;各单层对应的主方向夹角 。(The stiffness of laminated plates is calculated and checked, including tensile stiffness, A, flexural stiffness, D and coupling stiffness B. First of all, it is necessary to give the parameters of laminated plates, such as the number of plies N, the elastic constants of each layer, E1, E2, and G12, the thickness of each monolayer, and the angle of the main direction corresponding to each single layer.)
- 2021-01-18 09:28:43下载
- 积分:1
-
MP3-coder
In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder.
Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them
includes all the VHDL source codes of the component.)
- 2013-08-06 15:40:24下载
- 积分:1