登录
首页 » Verilog » 简易报文识别器

简易报文识别器

于 2022-02-04 发布 文件大小:1.23 kB
0 96
下载积分: 2 下载次数: 1

代码说明:

里面有状态机的应用,比如在HEAD那个状态,统计5个0x55d5数,那么 如何知道现在希望是55还是d5呢? 假设head_flag信号,若head_flag=0,希望是55;若是head_flag=1,希望是d5。 4. 初值:0;加

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ConvolutionWithViterbiDecoding
    QPSK调制下的(5,7)卷积码的编码和维特比译码与BPSK调制下(5,7)卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)
    2020-12-12 20:09:15下载
    积分:1
  • PS2_kebord_controller
    PS2键盘控制器的VHDL源码,用FPGA直接读取键盘的输入并显示。(PS2 keyboard controller VHDL source code, with a direct FPGA to read keyboard input and displayed.)
    2010-10-15 18:13:27下载
    积分:1
  • src
    Crossroad traffic lights with visualization in tcl/tk and verilog code
    2010-07-22 03:43:55下载
    积分:1
  • 55593402DDS_vhdl
    DDS分频实现,全部代码的完整过程,包括截图等(DDS divider to achieve the complete process of all the code)
    2013-05-15 16:49:55下载
    积分:1
  • bootstrap_ace_v1.3.2
    多年项目经验测试文档测试文档,重要保存重要保存重要保存重要保存重要保存重要保存(Years of project experience testing document testing, it is important to save save save important important important important to save save save important)
    2016-03-05 15:46:27下载
    积分:1
  • M_M
    此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
    2013-08-29 21:36:37下载
    积分:1
  • axi_spi_master
    arm的axi接口转spi接口master源代码,已经使用过,带注释,
    2022-03-23 04:14:36下载
    积分:1
  • tcp_tiaoshi
    fpga_sopc_enc28j60_tcp_ip_测试,源码程序包,本人测试通过!(Fpga_sopc_enc28j60_tcp_ip_ test, the source code packets, I test through!)
    2012-03-05 11:26:19下载
    积分:1
  • cputimer
    基于 CPU 的精确计时器,时钟频率越高,计时越准(Based on the exact CPU timer, the higher clock frequency, the more time-quasi-)
    2009-04-25 10:36:11下载
    积分:1
  • FPGA_UART
    用Verilog语言实现的FPGA UART独立收发模块 思路简单,代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond. 功能:串口收到数据后立即回传,此后每一秒串口数据+1再发送。(Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.)
    2011-10-03 13:18:56下载
    积分:1
  • 696518资源总数
  • 105908会员总数
  • 30今日下载