-
MTKhardwaretraing
MTK平台硬件培训MTK平台硬件培训MTK平台 GSM双频手机接收信号
处理流程MTK平台 GSM双频手机接收信号
处理流程
(MTK platform hardware training platform hardware training MTK MTK GSM dual-band mobile phone platform to receive the signal processing)
- 2010-08-05 00:12:33下载
- 积分:1
-
bt656_decode
说明: 将嵌入式BT656格式数据解码出带行场同步信号的YCbCr422格式数据(Decoding Embedded BT656 Format Data to YCbCr422 Format Data with Field Synchronization Signa)
- 2021-01-28 10:38:35下载
- 积分:1
-
用VHDL写的计算器,实现加减功能以及VGA显示功能,适合VHDL初学者使用。...
用VHDL写的计算器,实现加减功能以及VGA显示功能,适合VHDL初学者使用。-VHDL write calculators, Modified functions and achieve VGA display, VHDL for beginners.
- 2022-06-12 21:10:47下载
- 积分:1
-
rscode
R S编 解 码 实 现 代 码
verilog语言(RS CODE AND ENCODE)
- 2013-05-19 16:19:55下载
- 积分:1
-
在ise10.1.3 Xilinx PicoBlaze的应用开发。
Xilinx PicoBlaze application developed in ISE10.1.3.
- 2023-07-28 07:25:03下载
- 积分:1
-
counter
设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count
和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电
平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一
个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
- 2013-04-13 19:53:29下载
- 积分:1
-
OQPSK_fading
OQPSK在AWGN和频率选择性衰落信道中的仿真(OQPSK the AWGN and frequency selective fading channel simulation)
- 2021-04-05 21:49:03下载
- 积分:1
-
VHDLDesignandFPGAImplementationofLDPCDecode
说明: 一篇关于LDPC解码算法的FPGA用VHDL实现的PDF文件,老外写的,还可以,可以参考,欢迎大家下载!(A PDF about the FPGA implementation of LDPC algorithm, written by foreigners, but also, you can refer to, welcome to download!)
- 2020-03-23 20:33:51下载
- 积分:1
-
VHDL
产生svpwm波形,可以参考下载,以便学习交流(gennerate SVPWM wave)
- 2017-11-21 15:38:29下载
- 积分:1
-
这是“状态机设计(讲稿)”,希望对正在学VHDL的同学有帮助,谢谢!...
这是“状态机设计(讲稿)”,希望对正在学VHDL的同学有帮助,谢谢!-This is the "state machine design (the script)", and I hope to learn VHDL is there to help the students, thank you!
- 2022-11-16 16:25:03下载
- 积分:1