-
simpleCpu
relative cpu design implementation
- 2013-08-14 21:22:39下载
- 积分:1
-
如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。...
如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。-if not duty cycle directly counter to the use of sub-frequency, duty cycle will change. Below a program : a third of the frequency.
- 2022-01-21 05:34:37下载
- 积分:1
-
FPGA
无线通信FPGA实现的代码 有matlab和verilog(FPGA implementation of wireless communication code matlab and verilog)
- 2012-09-17 10:39:40下载
- 积分:1
-
在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配...
在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配-In the use of Verilog in the FPGA platform, the output sine wave, the realization of the chip for Cyclone II 484C8, has pin allocation
- 2022-01-31 10:21:02下载
- 积分:1
-
Clock_1602
基于FPGA的1602时钟显示,驱动1602显示时钟,矩阵键盘调时(1602 FPGA-based clock display, clock display driver 1602, when the transfer matrix keyboard)
- 2011-06-29 00:58:51下载
- 积分:1
-
DW_apb_wdt
verilog实现watch dog,可直接用于芯片开发中。(erilog realization watchdog, can be directly used for chip development.)
- 2020-12-25 16:09:06下载
- 积分:1
-
内有LED译码器,汉明纠错译码器,地址译码器,最高优先译码器,双2-4译码器等VHDL的源代码...
内有LED译码器,汉明纠错译码器,地址译码器,最高优先译码器,双2-4译码器等VHDL的源代码-decoder, Hamming error correction decoder, address decoder, the highest priority decoder, dual 2-4 decoder such as VHDL source code
- 2022-12-30 11:40:03下载
- 积分:1
-
Verilog版的C51核(DW8051)
Verilog版的C51核(DW8051)-Verilog version of the C51 core (DW8051)
- 2022-02-27 07:41:54下载
- 积分:1
-
宝宝挂
最新热血江湖外挂,需要的可以下载,游戏开心热血江湖应用辅助(Yulgang latest plug-in needed to download, games happy))
- 2020-06-23 09:20:02下载
- 积分:1
-
ddr_for_controller_and_phy
说明: 这是本人曾经参与的一个DDR controller接口项目,主要是FPGA rtl实现,仅供参考。(This is a DDR controller interface project that I once participated in, mainly implemented by FPGA RTL, for reference only.)
- 2020-12-21 20:59:08下载
- 积分:1