登录
首页 » VHDL » In this case is a convolutional code on a simple algorithm, using verilog HDL la...

In this case is a convolutional code on a simple algorithm, using verilog HDL la...

于 2022-02-05 发布 文件大小:102.06 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

本例是关于卷积码的一个简单算法,用verilog HDL语言编写,整个文档包括了产生卷积的整个工程。-In this case is a convolutional code on a simple algorithm, using verilog HDL language, the entire document, including the method of deconvolution of the whole project.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TimingController
    能够实现 LCD时序驱动,通常cpu送出的信号为data bus信号,液晶屏幕并不能正常显示,需要lcd driver(LCD timing controller, usually cpu send out the data bus signal, so the lcd driver can t display normally, need the driver)
    2011-02-15 21:05:08下载
    积分:1
  • 用VHDL语言设计分频器,主要是因为一些子
    使用VHDL进行分频器设计,主要是一些分频的东西,整数分频,小数分频,奇次分频和偶次分频-Divider using VHDL to design, mainly because some sub-band stuff, integer divider, fractional-N, odd and even sub-sub-sub-sub-band frequency
    2022-04-24 21:36:07下载
    积分:1
  • The_entire_FPGA_design_flow_Modelsim_Synplify
    详细的说明了FPGA设计的整个流程 FPGA设计全流程Modelsim>>Synplify.Pro>>ISE(Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE)
    2009-04-06 10:12:48下载
    积分:1
  • PipelineSim
    一个计算机原理课程设计的作业,5级流水线CPU,指令集到代码均为自己设计,有最终报告文档,组建说明,并行除法,16位字长,定长指令,Verilog源代码,顶层设计图。结构简单,冲突解决方式也很简单,代码量小。(A computer theory course design work, five pipelined CPU, instruction set to the code are design, the final report documents the formation of parallel division, 16-bit word length, fixed-length instructions, Verilog source code, top level design. Simple structure, conflict resolution is also very simple, a small amount of code.)
    2012-06-24 22:19:14下载
    积分:1
  • sinewave_FPGA
    数字载波发生器,产生一个正弦波,工程中的所有模块都经过测试并运行没有任何问题,而且利用逻辑分析仪对每个模块的输出都进行了逻辑测试。并经过D/A转换得到了正弦波波形,但唯一的缺点是没有滤波器,如果有人想看标准正弦波,可以自制一个简易低通滤波器进行观看,如有不清楚的地方可以把问题发到我的邮箱jiangguoqian@126.com一起探讨研究。(sinewave)
    2010-08-23 19:42:07下载
    积分:1
  • 8BIT_CPU
    一个8位的CPU设计,用verilog语言写的,希望有用(A CPU OF 8 BITS )
    2020-07-01 09:00:02下载
    积分:1
  • adconfig
    AD9268的配置Verilog实现,程序用于实现4通道的AD9268的配置(The 4 channel AD9268 configuration)
    2021-04-15 16:58:54下载
    积分:1
  • these files are written in verilog but i am uploading in text format
    these files are written in verilog but i am uploading in text format
    2022-02-06 16:09:07下载
    积分:1
  • 用FPGA控制1602型液晶显示,显示一行英文语句。
    用FPGA控制1602型液晶显示,显示一行英文语句。-show
    2022-08-13 01:34:34下载
    积分:1
  • Its-GPS-ranging-codes
    GPS信号结构,C/A码产生方式及其测距码研究(GPS signal structure and ranging code research)
    2014-03-20 08:51:27下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载