登录
首页 » VHDL » vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高...

vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高...

于 2022-01-31 发布 文件大小:81.37 kB
0 99
下载积分: 2 下载次数: 1

代码说明:

vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高-VHDL language description of the main description of statements and the use of methods, containing examples for learning improve

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • hls_bluebook
    非常好的catapult学习书, catabult 可用于高级综合,由c产生vhdl/verilog(very nice book for catabult study)
    2011-08-18 16:15:08下载
    积分:1
  • URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器,也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号...
    URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器,也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号序列,以决定何时进行何种数据运算。控制单元要从数据单元得到条件信号,以决定继续进行那些数据运算,数据单元要产生输出信号,数据运算状态等有用信息。-URISC processor by the data unit and control unit. Data unit included in the preservation of data and computing the results of computing the data register, but also data used to complete a combination of computing logic circuit unit. Control unit used to generate the control signal sequence, to determine when and what data computing. Control unit from the data unit received condition signal to determine the continuation of the data computation, data unit to produce output signals, data, such as computing the state of useful information.
    2022-03-24 14:43:33下载
    积分:1
  • shperedecode
    基于软输出固定复杂度球形译码的高效迭代检测算法,最新的球形译码论文(Iterative detection algorithm based on a fixed complexity soft-output sphere decoding efficiency, sphere decoding papers)
    2012-09-07 20:36:21下载
    积分:1
  • AD9226
    FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性(FPGA control AG9226 to sample the code, and use signaltap to test the correctness of the demo.)
    2020-12-19 17:19:09下载
    积分:1
  • 74ls138-integral-4-wire-encoder-16
    74ls138组成16..4线编码器 经过本人验证(74ls138 composed of 16 .. 4 line encoder after I verify)
    2011-09-20 19:00:59下载
    积分:1
  • 55593402DDS_vhdl
    DDS分频实现,全部代码的完整过程,包括截图等(DDS divider to achieve the complete process of all the code)
    2013-05-15 16:49:55下载
    积分:1
  • agc_gen
    AGC(自动增益放大) Verilog代码 设计可以参考(AGC (automatic gain control) can refer to the Verilog code design )
    2015-04-14 01:16:13下载
    积分:1
  • 基于FPGA的JPEG图像压缩芯片设计
    基于FPGA的JPEG图像压缩芯片设计 -FPGA-based JPEG image compression chip design
    2022-01-28 02:00:46下载
    积分:1
  • VGA_DE2_6V
    VGA显示彩条DE2_70开发板 验证过的(VGA display color bar DE2_70 development board validated)
    2014-01-07 15:52:09下载
    积分:1
  • VHDL version of the C8051 core (C8051). Evatronix company s IP core
    VHDL版的C8051核(C8051).evatronix公司的IP核-VHDL version of the C8051 core (C8051). Evatronix company s IP core
    2022-09-22 12:10:03下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载