登录
首页 » Verilog » selfmade UART HDL code

selfmade UART HDL code

于 2022-02-06 发布 文件大小:7.26 kB
0 177
下载积分: 2 下载次数: 1

代码说明:

用veriloghdl编写的自制UART。在modelsim下

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • RS232
    基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用(VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using)
    2008-07-27 13:19:28下载
    积分:1
  • GAL
    有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
    2013-07-09 22:50:01下载
    积分:1
  • 洗衣机verilog编程
    应用背景本项目采用Verilog实现洗衣机的程序,它可以使用数字LED显示剩余时间。另外,它还可以使用不同的led_shining显示程序,它的运行了。而且我用BASYS2仿真和运行。在这个节目中,我会是有价值的使用几乎所有组件。关键技术有限状态机Verilog  ;ISE熟练的状态控制
    2022-01-27 18:55:26下载
    积分:1
  • ps2
    PS2键盘硬件模块控制器,主要实现硬件PS2键盘的控制,适合初学verilog学者实验。(PS2 keyboard controller hardware module, the main hardware PS2 keyboard control, suitable for beginners verilog scholar experiments.)
    2014-09-16 19:06:23下载
    积分:1
  • atm码
    atm工作程序功能
    2022-10-27 18:25:03下载
    积分:1
  • tcpip_stack_v1_2
    说明:  实现ARP、ICMP、UDP、TCP、IP和MAC全过程的传输,对TCP的连接、接收、发送、断开均经过测试,功能正常(Realize the transmission of ARP, ICMP, UDP, TCP, IP and MAC in the whole process, test the connection, reception, transmission and disconnection of TCP, and the function is normal)
    2020-05-05 10:03:04下载
    积分:1
  • new
    vivado2017.4下的串口通信的Verilog源码,一次传输8位,包括发送模块,接受模块,顶层模块(Verilog source code for serial communication under vivado 2017.4, which transmits 8 bits at a time, including sending module, receiving module and top module)
    2020-06-22 20:20:01下载
    积分:1
  • AD9267的FPGA参考设计
    AD9267 10bit 640MSPS高速ADC的FPGA参考设计 Verilog语言实现 包含Xilinx ISE12.2工程
    2023-01-04 17:30:03下载
    积分:1
  • ZedBoardyuanlitu
    zedboard原理图详细,PCB板焊接方便,每个接口表明清楚。(Zedboard schematic in detail, PCB board welding is convenient, each interface that clearly.)
    2017-01-03 20:07:20下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载