登录
首页 » Verilog » 串口接收模块 Verilog serial port receiver module

串口接收模块 Verilog serial port receiver module

于 2022-02-11 发布 文件大小:3.08 MB
0 98
下载积分: 2 下载次数: 1

代码说明:

串口接收模块 Verilog serial port receiver module,包含bps产生模块,电平检测模块和控制模块

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • A-Memristor-SPICE-Model
    一篇讲述如何在pspice软件中仿真忆阻器(memristor)替代蔡氏混沌电路中的非线性电阻进而观察研究混沌相图的文献(How about a software simulator pspice memristor (memristor) alternative Chua' s chaotic circuit chaotic nonlinear resistance and then observe the phase diagram of the literature)
    2011-11-17 16:04:55下载
    积分:1
  • VHDL语言100例详解
    说明:  VHDL语言100例详解。详细讲解了用VHDL语言进行数字电路和数字系统设计的知识。用100个实例,不仅进行基础的门电路设计,而且还有较为复杂的数字系统设计。这些实例可以直接被调用。(VHDL Elaborates on 100 cases. Detailed account of VHDL for digital circuits and digital systems design knowledge. With 100 examples, not only for infrastructure gate design, but also more complex digital system design. These examples can be called.)
    2005-09-04 17:15:21下载
    积分:1
  • RS_255_223_ENCODER
    rs255编码解码器,verilog描述,FPGA实现(RS255 223 ENCODER)
    2015-03-30 09:52:09下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • qspi
    qspi接口控制,指令包括spi、dual spi、quad spi,通过验证,供参考(Qspi interface control, including spi, dual spi, quad spi, for reference.)
    2021-03-07 12:59:30下载
    积分:1
  • vivado2019d1license
    说明:  vivado的license ,可以用在2019.1,2019.2,在win10 64bit上已检验过.(It can used in vivado2019.1,2019.2)
    2020-03-21 17:15:21下载
    积分:1
  • sdram-source
    SDR SDRAM 控制器的源代码 altera公司的(source code from altera)
    2010-06-09 19:35:03下载
    积分:1
  • vhdl
    vhdl cpu芯片逻辑设计的一部分实现 只有一小部分 大家可以看一下 寄存器 加法器之类的(vhdl cpu chip logic design part of its implementation only a little part everry look and see b=about registers adder and so on)
    2012-09-23 16:57:41下载
    积分:1
  • 四种亮灯方式自由切换的跑马灯(用verilog_hdl语言编写的跑马灯程序)
    这是一个学习verilog HDL的好资料,适合于初学者,讲解详细,从浅入深,学好这个语言,是学习硬件描述语言的好东西,好资料!
    2022-05-08 07:52:47下载
    积分:1
  • disparity
    Disparity mapp code in VHDL
    2017-11-30 14:48:59下载
    积分:1
  • 696518资源总数
  • 105562会员总数
  • 1今日下载