-
用FPGA实现CRC算法，只用一个脉冲就能实现，比传统的移位算法大大节约时间...
用FPGA实现CRC算法，只用一个脉冲就能实现，比传统的移位算法大大节约时间-Using FPGA to achieve CRC algorithm, only one pulse will be able to realize, than the traditional algorithm greatly saving time shift
- 2022-07-14 15:39:31下载
- 积分：1
-
Norflash
用verilog hdl写的Norflash控制器，可实现单字节读写，扇区擦除。(Norflash controller edit by Verilog hdl,it can read or write by Byte,or erase the sector.)
- 2021-03-29 16:29:11下载
- 积分：1
-
verilog 语言实例，对于新手学习有很大帮助的实例
verilog 语言实例，对于新手学习有很大帮助的实例-Examples of Verilog language, the novice has to learn very helpful examples of
- 2022-07-13 04:50:37下载
- 积分：1
-
WORK
运用VC编程的带LCD显示的信号发生器可用三个开个调节输出三个波形(Signal generator can be used three to open a regulator output waveform using VC programming with LCD display)
- 2013-03-02 16:13:27下载
- 积分：1
-
these files are written in verilog but i am uploading in text format
these files are written in verilog but i am uploading in text format
- 2023-08-21 20:45:02下载
- 积分：1
-
UART
说明： 串口通信vivado实现，带有仿真文件，可实现数据收发(the uart program based on vivado)
- 2020-07-02 16:15:57下载
- 积分：1
-
基于FPGA的调制，实现了QPSK调制，所用芯片为Artera的CycloneIIEp2C5T114C8...
基于FPGA的调制，实现了QPSK调制，所用芯片为Artera的CycloneIIEp2C5T114C8-FPGA-based modulation, realize the QPSK modulation, the chip used for Artera
- 2022-06-16 16:50:45下载
- 积分：1
-
seven_persons
自己写的7人表决器的verilog程序，实现4人以上通过则通过的功能。(Seven people to write their own voting machine verilog program to achieve four or more people pass through function.)
- 2013-08-10 07:15:06下载
- 积分：1
-
Synchronous Resets Asynchronous Resets I am so confused! How will I ever know wh...
Synchronous Resets? Asynchronous Resets?I am so confused!How will I ever know which to use? 复位信号的论文-Synchronous Resets Asynchronous Resets I am so confused! How will I ever know which to use Minute Signal-paper
- 2022-03-02 03:52:16下载
- 积分：1
-
train_controler
train controler by verilog
- 2012-09-03 16:16:23下载
- 积分：1
