登录
首页 » VHDL » vhdl交通灯实验报告

vhdl交通灯实验报告

于 2022-02-13 发布 文件大小:97.86 kB
0 47
下载积分: 2 下载次数: 1

代码说明:

vhdl交通灯实验报告-VHDL traffic lights Experimental Report

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • XADC
    xilinx verilog FPGA驱动AD9613 数据采集DEMO程序(Xilinx Verilog FPGA drives AD9613 data acquisition DEMO program.)
    2021-03-29 15:19:10下载
    积分:1
  • pe1lca
    vhdl code for programming
    2012-11-22 21:37:52下载
    积分:1
  • Using FPGA to achieve the VGA/LCD display relevant knowledge, including the proc...
    用FPGA实现的VGA/LCD显示的相关知识,包含了程序的主要结构和主要功能模块的实现过程-Using FPGA to achieve the VGA/LCD display relevant knowledge, including the procedures for the main structure and main function modules of the realization process
    2022-03-30 17:25:10下载
    积分:1
  • vhdl按键检测
    基于vhdl的按键检测程序。可以有效消除抖动(vhdl key dectect program)
    2018-02-26 23:48:35下载
    积分:1
  • medianfilter
    图像滤波中的中值滤波,有效滤除椒盐噪声,使用verilog语言编写(Image filtering in the median filter, effectively filter out salt and pepper noise, using verilog language)
    2011-10-13 17:08:48下载
    积分:1
  • multiplier
    参数可配置的sequential 乘法器和booth 乘法器(verilog source code with configurable parameters for sequential multiplier and booth multiplier )
    2011-12-08 15:14:04下载
    积分:1
  • package_control-master
    从github下载的,能够参考设计AXI4的协议接口(AXI4 Verilog template)
    2019-03-30 16:14:05下载
    积分:1
  • PWM的产生
    这是脉冲宽度调制技术的VHDL代码,包括一个比较器,正弦波发生器,锯齿波发生器,脉冲宽度调制器等。
    2022-08-08 11:19:53下载
    积分:1
  • A4_Led3
    led学习控制l44444444444444(led verilog led ccccccc)
    2019-05-06 09:38:14下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载