登录
首页 » VHDL » Altera in the official line on the SOPC custom component (PWM) of the examples a...

Altera in the official line on the SOPC custom component (PWM) of the examples a...

于 2022-02-04 发布 文件大小:10.46 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

Altera官网上关于SOPC中自定义组件(PWM)的实例,官网上现在没了。。可很多书上都在用-Altera in the official line on the SOPC custom component (PWM) of the examples are not the official line. . Can be a lot of books are in use. . .

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 采用高速AD的存储示波器设计,基于EP1C3板GWADDA板存储示波器,内有说明文件...
    采用高速AD的存储示波器设计,基于EP1C3板GWADDA板存储示波器,内有说明文件-AD using high-speed storage oscilloscope design, based on EP1C3 board GWADDA board storage oscilloscope, which has the documentation
    2022-03-22 11:22:04下载
    积分:1
  • 8051IP nuclear source code
    8051IP 核源代码-8051IP nuclear source code
    2022-05-17 06:21:49下载
    积分:1
  • application vhdl language adder design, compared with the design, With vhdl lang...
    应用vhdl语言进行加法器的设计,比较器的设计,随着vhdl语言的应用越来越广泛,其重要性也更加明确。希望对大家有所帮助。-application vhdl language adder design, compared with the design, With vhdl language widely used, the importance of which was more explicit. We want to help.
    2022-04-16 15:59:21下载
    积分:1
  • OFDM
    OFDM完美出图,信噪比,16QAM星座图,加窗信号时域和频域波形图(Perfect figure, OFDM SNR, 16 qam constellation diagram, add window signal time domain and frequency domain waveform figure)
    2021-04-15 15:08:54下载
    积分:1
  • The use of Altera' s FPGA
    使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个ROM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a ROM memory.
    2022-08-23 17:16:15下载
    积分:1
  • 篮球24秒可控计时器设计
    用VHDL语言设计篮球24秒可控计时器功能说明:1.具有24秒计时、显示功能;              2.设置外部按键,完成清零、暂停、恢复控制;              3.24秒倒计时,时间间隔为1s;               4.时间到后发出报警信号,并在3s后解除。
    2022-05-28 22:06:17下载
    积分:1
  • I2C
    一种能简单的实现I2C通讯的代码,对于主机和从机之间的通讯讲解的很清楚。(A Code for I2C Communication)
    2020-06-18 23:20:02下载
    积分:1
  • Dec_mul
    时间同步后即可确定每帧数据的起始位置,这样就能完整的截取下每一帧。但是,数据中还带有频偏信息。在常规的通信系统中,多普勒很小仅仅会带来很小的频偏,但是在大多普勒的情况下,频偏将非常大,20马赫的速度将会带来将近34K的频偏。因此,如何很好的纠正频偏即为本系统的难点。 OFDM中,我们将大于子载波间隔倍数的频偏称为整数倍频偏,而将小于一个子载波间隔的频偏称为小数倍频偏。频偏矫正精度只要能保证小于十分之一倍的子载波间隔,频偏就不会对均衡和解调造成影响。本文中我们借鉴这种思想,由于硬件资源限制,我们将在接收端做64点FFT,即相当于将频域划分为64份,我们将小于 的频偏称为小数倍频偏,将 整数倍的频偏称为整数倍频偏。本程序即基于SCHIMDL经典方法完成小数倍频偏纠正(After time synchronization can determine the starting position of each frame data, so you can complete the interception of each frame. However, in the data with frequency information. In conventional communication systems, doppler small will bring only small deviation, but in the case of most of the doppler, frequency PianJiang is very large, 20 Mach speed will lead to deviation of nearly 34 k. Therefore, how to good to correct deviation is the difficulty of this system. OFDM, we will be bigger than the sub-carrier spacing ratio of frequency deviation is called the integer frequency offset, and the interval will be less than a child carrier frequency offset is called decimal frequency doubling. Deviation is less than one over ten times as long as can guarantee accuracy of sub-carrier spacing, deviation will not affect balance and demodulation. This article, we draw lessons from the idea, due to the limited hardware resources, we will do 64 points FFT at the receiving end, which is equ)
    2013-12-26 18:00:24下载
    积分:1
  • VHDL,Flappy bird
    Flappy bird是一个相当有名的游戏,由越南的开发者 — —MrDong H.Nguyen iOSand Android 平台上。用简单的但是非常太有趣了,它只是吸引了数以百万计世界各地的人们下载和玩了。它具有最佳免费应用程序的应用商店和播放存储由的节拍 1 号2014 年 1 月。在这个游戏中,玩家必须尝试到一只鸟飞,避免管道的控件。核战鸟直通管 player‟s 得分将由一个折痕。试着控制只鸟飞过来,只要你可以,你可以得到分别奖牌与你的分数。这个游戏的 facinasting 的启发,决定尝试到的 we‟re 创造了这个游戏用 vhdl 实现的 DE1 板。We‟ll 有一些不同的想法比较原始医管局东的版本。We‟re 希望我们的努力将使游戏更多的乐趣和更多的挑战也
    2022-01-25 16:05:27下载
    积分:1
  • 由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证
    由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证-By the VHDL language using the D flip-flop is QUARTUES environment has been tested
    2022-05-08 21:19:33下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载