网站首页

登录

基于FPGA的OFDM信号传输系统VHDL源码

于 2022-02-13 发布文件大小:2.64 MB

 0  132

下载积分: 2 下载次数: 1

我要下载

代码说明：

基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

100powertips
these are the source codes for the book " 100 power tips for FPGA designers"

2012-08-20 14:59:29下载

积分：1
ABencode
FPGA实现增量式光栅尺正交脉冲解码，基于Verilog(FPGA realization of incremental grating ruler orthogonal pulse decoding, based on Verilog)

2020-11-21 20:59:36下载

积分：1
xilinx 开发板程序，VGA控制显示
xilinx 开发板程序，VGA控制显示-Xilinx development board procedures, VGA display control

2022-03-29 02:35:53下载

积分：1
BoneMicoren
Bone microphnoe simulator. this is a trial to de-noise the bone microphone signals. This also utilizes om-lsa algorithm

2012-12-12 04:47:28下载

积分：1
Mult_Frequency
Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display

2011-07-27 10:26:29下载

积分：1
用verilog写的4*4小键盘按键检测程序。本工程已经编译好。可以直接在Atera DE1 Fpga开发板上运行...
用verilog写的4*4小键盘按键检测程序。本工程已经编译好。可以直接在Atera DE1 Fpga开发板上运行-Written using Verilog 4* 4 keypad keys detection procedures. The project has been compiled. Directly in the development of Atera DE1 Fpga board run

2022-08-21 19:42:09下载

积分：1
Verilog written procedures for counting frequency meter module,
verilog写的频率计程序的计数模块,-Verilog written procedures for counting frequency meter module,

2022-03-20 18:03:19下载

积分：1
AskPsk
说明： ask psk 编码调制的vhdl 实现(ask psk coded modulation to achieve the VHDL)

2005-11-26 09:14:32下载

积分：1
PID
说明：利用Verilog语言实现PID增量式控制，输出占空比(Using Verilog language to realize PID incremental control and output duty cycle)

2020-04-24 10:06:59下载

积分：1
subway-ticket-vending-system
本设计是基于FPGA设计一个地铁自动售票系统。本设计采用自顶向下的模块化设计方法，基于FPGA使用VHDL语言设计制作一个地铁自动售票控制系统，该系统能出售2条线路3种不同价位的票，完成售票、找零、显示等功能。(The design is based FPGA design of a subway ticket vending system. This design uses a top-down, modular design method, a subway ticket vending control system based on FPGA using VHDL language design, the system can sell two lines of different priced tickets, complete the ticket, give change, display and other functions .)

2013-02-27 12:59:49下载

积分：1

696518资源总数
106161会员总数
5今日下载