登录
首页 » VHDL » 基于FPGA的OFDM信号传输系统VHDL源码

基于FPGA的OFDM信号传输系统VHDL源码

于 2022-02-13 发布 文件大小:2.64 MB
0 147
下载积分: 2 下载次数: 1

代码说明:

  基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Noise-cancellation
    this contain the source code for noise cancellation ,which can be used in c platform.
    2012-10-21 23:32:37下载
    积分:1
  • 详细介绍了VHDL的28个程序。从简单到复杂。介绍详细
    详细介绍了VHDL的28个程序。从简单到复杂。介绍详细-Details of the 28 procedures VHDL. From simple to complex. Detailed introduction
    2022-07-24 10:14:53下载
    积分:1
  • wp_max_flash
    FPGA中FLASH配置控制源码,VHDL和Verilog(FPGA source code in the FLASH configuration control, VHDL and Verilog)
    2007-12-11 15:57:15下载
    积分:1
  • 红绿灯路口
    执行摘要                Atraffic交点上模拟所述DE1板,使用的是按下按钮,KEY0,对于行人想要交叉,开关SW0,以模拟汽车等待仅有一名低优先级的街道。除非有行人或汽车在街上lowpriority,绿灯会为高优先级的街道进行设置。 Key1is用于将系统返回到初始的默认状态,并且3个红色和3green的LED,以及三个7段显示器,用于显示所述outputof系统。问题说明该交通灯控制系统将在两路口thatallows行人穿越的要求执行。一个跨散步按钮,KEY0,可以usedto停止所有流量,让行人跨越。各信号灯使用attwo LED的每一个红绿灯或行人交叉点(绿色和红色),oneOf的两个街道有优先于其他。对于高优先级的街道上,交通信号将始终保持绿色,直到低优先级的街道carsensor已跳闸或一行人已经按下一个按钮,人行横道。前5秒thelight变为红色Theoccurrence这种事件的赋予高优先级的街道。切换,SW0,模拟汽车传感器在低prioritystreet和一个按钮KEY0模拟人行横道请求按钮forpedestrian使用。多个按键将被视为一个单一的pressuntil行人得到了WALK(绿色)信号。在绿灯为低优先级的街道和行人过街的时间是9和4秒分别。该系统利用一个第二键,KEY1,重置thecircuit,在该7段显示器被设置为默认值(5,9,和4)和最高优先级的街道变成绿光。在没有timeshould有过一个以上的绿色光在系统中。该系统的每个交通路口orpedestrian光会用thatwill显示左侧的指示灯将保持绿色的秒数七段显示器。这些七段显示器Whenany达到零他们应该重置到默认值(5,9和4),并等待下一个倒计时。设计问题的声明其具有绿灯除非lowpriority街道或行人被触发的高优先级的街道交通灯系统defaultsto。当这种情况发生时,高优先街道HEX2将计数下降到零,并且行人或lowpriority街道倒计时从4和9秒。
    2022-02-06 04:25:56下载
    积分:1
  • VHDL2FSK
    VHDL 2FSK调制解调器各部分的原理与代码(The principle and code of each part of the VHDL 2FSK modem)
    2021-05-12 17:30:03下载
    积分:1
  • 20190718
    uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • Dec_mul
    时间同步后即可确定每帧数据的起始位置,这样就能完整的截取下每一帧。但是,数据中还带有频偏信息。在常规的通信系统中,多普勒很小仅仅会带来很小的频偏,但是在大多普勒的情况下,频偏将非常大,20马赫的速度将会带来将近34K的频偏。因此,如何很好的纠正频偏即为本系统的难点。 OFDM中,我们将大于子载波间隔倍数的频偏称为整数倍频偏,而将小于一个子载波间隔的频偏称为小数倍频偏。频偏矫正精度只要能保证小于十分之一倍的子载波间隔,频偏就不会对均衡和解调造成影响。本文中我们借鉴这种思想,由于硬件资源限制,我们将在接收端做64点FFT,即相当于将频域划分为64份,我们将小于 的频偏称为小数倍频偏,将 整数倍的频偏称为整数倍频偏。本程序即基于SCHIMDL经典方法完成小数倍频偏纠正(After time synchronization can determine the starting position of each frame data, so you can complete the interception of each frame. However, in the data with frequency information. In conventional communication systems, doppler small will bring only small deviation, but in the case of most of the doppler, frequency PianJiang is very large, 20 Mach speed will lead to deviation of nearly 34 k. Therefore, how to good to correct deviation is the difficulty of this system. OFDM, we will be bigger than the sub-carrier spacing ratio of frequency deviation is called the integer frequency offset, and the interval will be less than a child carrier frequency offset is called decimal frequency doubling. Deviation is less than one over ten times as long as can guarantee accuracy of sub-carrier spacing, deviation will not affect balance and demodulation. This article, we draw lessons from the idea, due to the limited hardware resources, we will do 64 points FFT at the receiving end, which is equ)
    2013-12-26 18:00:24下载
    积分:1
  • 8051corelcd
    fpga上实现的51内核,带有LCD试验,顺利试验成功很好用。(on fpga implementation of 51 core with LCD test, successfully tested well with the smooth.)
    2014-03-30 14:35:20下载
    积分:1
  • DW_apb_rtc
    verilog实现RTC功能,可直接用于芯片开发中。(verilog achieve RTC function can be directly used for chip development.)
    2020-12-28 16:49:01下载
    积分:1
  • Ultrasound
    软件环境:TI的zstack协议栈 硬件:CC2530无线单片机 功能:利用超声波模块实现测距(该模块型号:HC-SR04 在淘宝上非常常见) 可测2厘米到3米距离(Software environment: TI' s zstack protocol stack hardware: CC2530 wireless microcontroller features: use of ultrasonic ranging module (the module Model: HC-SR04 on Taobao very common) can be measured 2 cm to 3 meters)
    2020-12-28 23:39:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载