网站首页

登录

基于FPGA的OFDM信号传输系统VHDL源码

于 2022-02-13 发布文件大小:2.64 MB

 0  107

下载积分: 2 下载次数: 1

我要下载

代码说明：

基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

2022-04-13 06:40:15下载

积分：1
实战训练21 SDRAM硬件控制
说明： SDRAM硬件控制,fpga的verilog语言，适合学习(SDRAM hardware control, Verilog language of FPGA, suitable for learning)

2020-04-29 11:45:16下载

积分：1
irig_b
用来实现IRIG_B码的解码程序，在XILINX ISE上运行过没有问题，(Used to achieve IRIG_B code decoding process, in XILINX ISE run-off is no problem,)

2021-04-06 14:49:03下载

积分：1
ad9226
FPGA驱动adc9226，高精度高速度。(ad9226 by FPGA)

2015-08-04 10:03:20下载

积分：1
信号完整性，设计FPGA的基础
信号完整性，设计FPGA的基础-signal integrity, design based FPGA

2022-09-25 03:05:03下载

积分：1
edk91i_mb_ref_guide
embedded development kit 9.1 user guide

2009-05-22 19:17:10下载

积分：1
cordic_base_j
This code implement a interation in cordic pipelline

2014-10-30 01:47:24下载

积分：1
红外
说明：一个红外遥控，可以学习其他的红外编码，并存储记忆，并且将学习到的编码发送(An infrared remote control)

2020-06-25 10:27:32下载

积分：1
hanming
用Verilog语言实现汉明编码，很粗燥，是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)

2010-10-01 13:08:16下载

积分：1
fir4btp
4tap FIR filter in verilog code

2014-01-13 22:30:58下载

积分：1

696518资源总数
105540会员总数
37今日下载