登录
首页 » VHDL » 用于FPGA的变长编码算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...

用于FPGA的变长编码算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...

于 2022-02-13 发布 文件大小:4.48 kB
0 134
下载积分: 2 下载次数: 1

代码说明:

用于FPGA的变长编码算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-Variable-length encoding for FPGA HDL coding algorithms, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • adc0809ctrl
    用fpga芯片使用vhdl语言对AD转换芯片ADC0809进行控制(Using the fpga chip use language of VHDL AD transform chip ADC0809 control)
    2011-12-12 16:31:59下载
    积分:1
  • 9_ImageMorphologic
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像形态学部分,腐蚀,膨胀,细化算法(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image morphology section, corrosion, swelling, thinning algorithm)
    2020-10-23 17:17:22下载
    积分:1
  • vga
    利用FPGA控制VGA显示器显示字符汉字的程序,里面有注释。(VGA display with FPGA control procedures Kanji characters, there are comments.)
    2013-11-25 11:59:13下载
    积分:1
  • Dec_mul
    时间同步后即可确定每帧数据的起始位置,这样就能完整的截取下每一帧。但是,数据中还带有频偏信息。在常规的通信系统中,多普勒很小仅仅会带来很小的频偏,但是在大多普勒的情况下,频偏将非常大,20马赫的速度将会带来将近34K的频偏。因此,如何很好的纠正频偏即为本系统的难点。 OFDM中,我们将大于子载波间隔倍数的频偏称为整数倍频偏,而将小于一个子载波间隔的频偏称为小数倍频偏。频偏矫正精度只要能保证小于十分之一倍的子载波间隔,频偏就不会对均衡和解调造成影响。本文中我们借鉴这种思想,由于硬件资源限制,我们将在接收端做64点FFT,即相当于将频域划分为64份,我们将小于 的频偏称为小数倍频偏,将 整数倍的频偏称为整数倍频偏。本程序即基于SCHIMDL经典方法完成小数倍频偏纠正(After time synchronization can determine the starting position of each frame data, so you can complete the interception of each frame. However, in the data with frequency information. In conventional communication systems, doppler small will bring only small deviation, but in the case of most of the doppler, frequency PianJiang is very large, 20 Mach speed will lead to deviation of nearly 34 k. Therefore, how to good to correct deviation is the difficulty of this system. OFDM, we will be bigger than the sub-carrier spacing ratio of frequency deviation is called the integer frequency offset, and the interval will be less than a child carrier frequency offset is called decimal frequency doubling. Deviation is less than one over ten times as long as can guarantee accuracy of sub-carrier spacing, deviation will not affect balance and demodulation. This article, we draw lessons from the idea, due to the limited hardware resources, we will do 64 points FFT at the receiving end, which is equ)
    2013-12-26 18:00:24下载
    积分:1
  • LDPC_DECODER(matlab)
    本程序是在AWGN下的LDPC码的仿真程序,本程序优点是译码效率高,速率很快,可以仿帧数很大的图。(the decoder for LDPC under the AWGN channel)
    2020-12-27 21:49:02下载
    积分:1
  • VHDLrefencebook
    doulos公司出的VHDL学习工具,非常易学易懂!~(doulos company out of the VHDL learning tool, very easy to understand! ~)
    2016-10-09 15:45:57下载
    积分:1
  • Version1
    小波包分解,重构轴承振动信号,Hilbert包络,FFT进行频谱分析,以获得轴承故障频率。(Wavelet packet decomposition, reconstruction of bearing vibration signal, Hilbert envelope, FFT spectrum analysis to obtain the bearing fault frequencies.)
    2013-07-17 11:37:05下载
    积分:1
  • signal
    能产生正弦波、三角波、方波和e指数衰减的扫频波,且相关参数可调(Can produce sine wave, triangle wave, square wave, and e exponential decay wave sweep and adjustable parameters)
    2014-05-13 15:15:12下载
    积分:1
  • 用Verilog HDL语言编写的AT24C04程序,并用数码管显示,已经过测试,很好用...
    用Verilog HDL语言编写的AT24C04程序,并用数码管显示,已经过测试,很好用-With the Verilog HDL language of the AT24C04 procedures and use digital tube display, has been tested, very good to use--
    2022-03-19 15:00:00下载
    积分:1
  • 扰码器的verilog实现,参考802.11a相关标准
    扰码器的verilog实现,参考802.11a相关标准-Scrambler in verilog implementation
    2022-03-13 09:09:35下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载