登录
首页 » VHDL » 扰码器的verilog实现,参考802.11a相关标准

扰码器的verilog实现,参考802.11a相关标准

于 2022-03-13 发布 文件大小:801.00 B
0 120
下载积分: 2 下载次数: 1

代码说明:

扰码器的verilog实现,参考802.11a相关标准-Scrambler in verilog implementation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • xapp from xilinx very hard to find and very usefull application note from the gr...
    xapp from xilinx very hard to find and very usefull application note from the great firm from USA
    2022-01-25 23:53:59下载
    积分:1
  • 同步FIFO功能,通过Modelsim仿真Verilog语言描述6…
    同步FIFO功能,verilog语言描述,通过了modelsim 6.0 仿真,Quartue综合-Synchronous FIFO function, verilog language described by the modelsim 6.0 simulation, Quartue integrated
    2022-03-24 20:37:31下载
    积分:1
  • xp2syscloclkpll
    这个是讲pll的具体用法的,一般在fpga设计中都会用到 他,这个是lattice的xp2的pll的介绍,不过,fpga 都是相通的其他两家也差不多(Pll say this is the specific usage, the general design in the FPGA will use him, this is the lattice of the pll of xp2 introduction, however, fpga are connected to other two similar)
    2007-10-31 21:03:07下载
    积分:1
  • inc_pid
    基于FPGA的增量式PID设计方法,Matlab、Simulink, Xilinx Block set(Incremental PID FPGA-based design methodology)
    2014-11-03 04:16:19下载
    积分:1
  • tcd1209d
    TCD1209D驱动程序 Verilog语言(TCD1209D driver Verilog language)
    2021-04-08 09:49:01下载
    积分:1
  • Shift_reg
    一个简单移位寄存器代码,verilog HDL编写(a simple shift register example,write with verilog HDL)
    2012-03-26 21:36:01下载
    积分:1
  • SineGen
    Basic VHDL code to create a sine wave generator for an FPGA board.
    2014-01-24 01:04:15下载
    积分:1
  • verilog-som
    拿verilog编写的som(自适应神经网络算法),用于障碍物检测,基于FPGA可综合实验,已经在altera的cylcone上实现(Canal verilog prepared som (adaptive neural network algorithm) for obstacle detection. Based on FPGA synthesis experiments, in altera achieve the cylcone)
    2020-07-09 20:38:55下载
    积分:1
  • 这是FPGA的Spartan 3E基础工程文件。该项目是基于VGA游戏…
    this fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.-this is fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.
    2023-02-25 10:20:03下载
    积分:1
  • 1_ADDER
    说明:  第1例到第6例的源描述都是从第8例的程序包中 提取出来的,不能单独编译,这些例子的编译与 模拟请参考第8例.(Example No. 1 to the first six cases are the source described in Example 8 from the first package to extract it and can not be a separate compiler, which compiler and simulation examples please refer to the first eight cases.)
    2008-09-09 18:00:16下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载