登录
首页 » Verilog » SDRAM 源码

SDRAM 源码

于 2022-02-13 发布 文件大小:6.30 kB
0 142
下载积分: 2 下载次数: 1

代码说明:

    自己这段时间在学SDRAM方面的东西,但是资料却很少,很难得在一些网上论坛里学习好多有用的东西,然后自己钻研了一段时间,终于将sdram调通,为了和大家共同进步,在这里将源码和大家分享!希望对你有帮助!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PR-QMF
    实现基于matlab的QMFB的完全重建,是一篇经过仿真且经过测试的正确的代码,可用价值比较高。(Based on matlab QMFB the completely rebuilt, is a through simulation and tested the correct code, can be relatively high value.)
    2012-12-14 11:49:30下载
    积分:1
  • verilog8B10B
    8b10b编码方式,verilog语言实现,有测试程序。能成功编码。没有环回验证,读者可自行编写环回验证测试程序。(8b10b encoding, verilog language, test procedures. Successful encoding. No loopback verification, readers can write your own loopback verification test procedures.)
    2014-04-08 13:37:34下载
    积分:1
  • matlab-gmsk
    基于matlab和vhdl的通信原理gmsk调制算法,主要包括GMSK相位路径的计算,GMSK眼图的仿真以验证相位计算的正确性,正余弦表的量化及bin文件的生成,以及用VHDL硬件语言所描述的基于EPM7128的地址逻辑.(Matlab and vhdl based on the principle gmsk Modulation of communication, including GMSK phase path calculation, GMSK eye diagrams of the simulation to verify the correctness of the phase calculation, is the cosine table generating quantitative and bin files, and using VHDL hardware description language logic based on the address of EPM7128.)
    2020-12-19 10:39:10下载
    积分:1
  • 29335-素材(代码)
    说明:  基于fpga的数字图像处理原理及应用源码(The principle and source code of digital image processing based on FPGA)
    2020-07-02 05:00:02下载
    积分:1
  • test1
    利用matlab,对偏振控制器进行仿真,最终在邦加球上进行显示(Using matlab, simulation of the polarization controller eventually be displayed on the Poincare Sphere)
    2013-04-07 10:42:15下载
    积分:1
  • uart-for-fpga
    说明:  Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • 基于Altera DE2的数字跑表设计
    将100Hz,产生6计数器的100ms,1s,10s,1min,10min的时钟,有
    2022-04-09 11:32:45下载
    积分:1
  • UART_prj_ViHDL
    vhdl project at sbu uni in iran uart
    2010-05-08 16:18:37下载
    积分:1
  • dds_ok1
    说明:  基于FPGA的信号发生器,产生了正弦波,方波,锯齿波和三角波四种波形,按下一次按钮,波形切换一次。按下另一个按钮,改变波形的频率(The signal generator based on FPGA can generate four kinds of waveforms: sine wave, square wave, sawtooth wave and triangle wave. Press the button once and switch the waveform once. Press another button to change the frequency of the waveform)
    2020-09-16 18:30:37下载
    积分:1
  • Verilog H264
    基于verilog的H.264视频压缩技术的源代码,包括verilog源代码,以及仿真波形文件,希望对大家有用-verilog h.264,
    2022-05-23 05:59:13下载
    积分:1
  • 696518资源总数
  • 105669会员总数
  • 9今日下载