登录
首页 » VHDL » 模数转换的一个工程

模数转换的一个工程

于 2022-02-14 发布 文件大小:168.59 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

模数转换的一个工程---包括vhdl源程序和编译后产生的相关文件-Analog-digital conversion of a project- including VHDL source code and compile the relevant documents after

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • wireless
    基于FPGA DE0以及niosII的射频无线发送程序,采用spi接口操作无线模块nrf24l01(To spi interface operation wireless module nrf24l01 of FPGA DE0, as well niosII RF wireless transmitter program)
    2012-12-02 22:46:14下载
    积分:1
  • src
    假设每个从设备中有可访问APB寄存器16个,位宽均为32比特,16个寄存器的访问地址计算方式为 基址 + 寄存器编号左移2位(byte 偏移)(Assuming that there are 16 accessible APB registers in each slave device, the bit width is 32 bits, and the access address of 16 registers is calculated by base address + register number left shift 2 bits (byte offset).)
    2020-12-15 13:49:14下载
    积分:1
  • A-VLSI-PROGRESSIVE-CODING-FOR-WAVELET-BASED-IMAGE
    this is fpga based vhdl coding and report for wavlet based image compression in vhdl
    2012-01-13 18:00:29下载
    积分:1
  • source
    I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • FCFS_PROJECT_A
    FCFS (First Come First Served) with Database
    2014-10-09 20:23:32下载
    积分:1
  • NEW
    Verilog投币式手机充电仪 清华大学数字电子技术基础课程EDA大作业。刚上电数码管全灭,按开始键后,数码管显示全为0。输入一定数额,数码管显示该数额的两倍对应的时间,按确认后开始倒计时。输入数额最多为20。若10秒没有按键,数码管全灭。(Verilog coin operated cell phone charger EDA major homework of digital electronic technology foundation course, Tsinghua University. Just put on the digital tube completely extinguished, press the start button, the digital tube display is 0. Enter a certain amount, the digital tube shows the amount of double the corresponding time, according to the confirmation began countdown. The maximum amount of input is 20. If there is no button in 10 seconds, the digital tube will die out.)
    2020-12-10 16:29:20下载
    积分:1
  • fpgaspi
    LabVIEW FPGA SPI implementation
    2013-04-30 00:03:18下载
    积分:1
  • Classic_Manual_Verilog_programming_language
    Verilog编程语言经典手册Classic Manual Verilog programming language(Verilog programming language classic manual Classic Manual Verilog programming language)
    2010-07-30 09:31:49下载
    积分:1
  • TW2867_ADV7171
    FPGA TW2867输入到ADV7171显示实验(FPGA TW2867 input to the ADV7171 display experiment)
    2021-03-19 15:19:19下载
    积分:1
  • ZHWX
    DDS 产生正弦信号,OOK,AM三种波形。 使用xilinx FPGA VHDL(DDS. Resulting in sinusoidal signal, OOK, AM three waveforms. Using xilinx FPGA VHDL.)
    2016-09-23 16:01:04下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载