登录
首页 » Verilog » PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择

PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择

于 2022-02-20 发布 文件大小:345.99 kB
0 144
下载积分: 2 下载次数: 1

代码说明:

PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择,PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 廉价 FPGA 实现模拟示波器方式显示
    用廉价 FPGA  实现 模拟示波器方式的显示,含 Quartus II 工程文件,原理图 PCB 图。
    2022-03-19 14:27:15下载
    积分:1
  • tcdg
    Encryption has become a part and parcel of our lives and we have accepted the fact that data is going to encrypted and decrypted at various stages. However, there is not a single encryption algorithm followed everywhere. There are a number of algorithms existing, and I feel there is a need to understand how they work. So this text explains a number of popular encryption algorithms and makes you look at them as mathematical formulas.
    2014-01-29 15:57:35下载
    积分:1
  • aurora_IP
    Aurora协议是一款高带宽、低成本、可扩展、框架简洁、适合点对点串行数据传输的协议。(Aurora protocol is a high-bandwidth, low-cost, scalable, simple framework for point to point serial data transfer protocol.)
    2017-03-10 17:16:22下载
    积分:1
  • I2C
    关于I2C总线协议的verilog代码,里面包括了3个verilog代码(I2C bus protocol verilog code, which includes three verilog code)
    2012-08-31 14:31:29下载
    积分:1
  • 061110061
    在quartus平台下使用verilog语言编程实现简单的单流水线CPU,可以执行16条基本指令(Quartus platform in the verilog language programming using a simple single-line CPU, can perform 16 basic instructions)
    2010-05-21 20:01:16下载
    积分:1
  • 100powertips
    these are the source codes for the book " 100 power tips for FPGA designers"
    2012-08-20 14:59:29下载
    积分:1
  • 汉/解码器
    应用背景执行汉明编码和解码的32bit数据。关键技术Verilog代码的执行,汉明码在单时钟周期的32位数据编码。 ;Verilog代码进行汉明编码解码和单时钟周期的32位数据纠错。 ;试验台包括验证码。 ;在artix-7 100t现场可编程门阵列测试。简化的界面。
    2023-03-26 14:00:03下载
    积分:1
  • DAC_VHDL
    DAC VHDL code using SPI method
    2016-11-09 19:53:01下载
    积分:1
  • sample_wave
    可以产生8比特的采样波形,非常不错的VHDL程序(Sampling can produce 8-bit waveform, very good VHDL program)
    2010-10-12 20:03:07下载
    积分:1
  • PRBS
    代码是伪随机数生成和检测的模块,用于通信行业的FPGA编程。包括VHDL和Verilog两种语言的版本。用于做接口测试。(This module generates or check a PRBS pattern.)
    2021-05-08 11:58:35下载
    积分:1
  • 696518资源总数
  • 105901会员总数
  • 40今日下载