登录
首页 » 电子书 » 基于glscene的生产过程仿真图形系统。以glscene的场景为图像显示平台

基于glscene的生产过程仿真图形系统。以glscene的场景为图像显示平台

于 2022-02-21 发布 文件大小:125.54 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

基于glscene的生产过程仿真图形系统。以glscene的场景为图像显示平台-Based on the production process simulation glscene graphics system. To glscene scenes for the image display platform

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 4部分:数据挖掘、模式识别、神经网络等…
    电子书刊----第4部分:数据挖掘、模式识别、神经网络等书籍-Electronic Books Part 4: data mining, pattern recognition, neural network, such as books
    2022-01-22 05:43:43下载
    积分:1
  • PDF417国标
    PDF417二维条码是一种堆叠式二维条码,目前应用最为广泛。PDF417条码是由美国SYMBOL公司发明的, PDF(Portable Data File)意思是“便携数据文件”。组成条码的每一个条码字符由4个条和4个空共17个模块构成, 故称为PDF417条码。 PDF417条码需要有417解码功能的条码阅读器才能识别。PDF417条码最大的优势在于其 庞大的数据容量和极强的纠错能力。   
    2023-08-09 20:05:04下载
    积分:1
  • TDP ( TCP­ over­ UDP library ):基于 UDP 协议之上实现 通用、可靠、高效的 TCP 协议...
    TDP ( TCP­ over­ UDP library ):基于 UDP 协议之上实现 通用、可靠、高效的 TCP 协议-TDP (TCP over UDP library): Based on the UDP protocol on the realization of universal, reliable, efficient TCP protocol
    2023-07-10 12:45:03下载
    积分:1
  • 2410平台硬件文档,具体内容请参考文档的说明,
    2410平台硬件文档,具体内容请参考文档的说明,-2410 hardware platform document, the specific content of the document please refer to Note
    2023-04-04 23:15:04下载
    积分:1
  • QuartusII软件的简介,包括Verilog VHDL 语言的基本语法
    QuartusII软件的简介,包括Verilog VHDL 语言的基本语法-QuartusII software profiles, including the basic syntax of Verilog VHDL language
    2022-03-29 20:55:31下载
    积分:1
  • FPGA pipelined designs on paper This work investigates the use of very deep pipe...
    关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest
    2022-11-28 12:05:03下载
    积分:1
  • 一个读bmp的小程序,比较简单,供初学者参考学习
    一个读bmp的小程序,比较简单,供初学者参考学习-Reading bmp a small program which is simpler, the reference for beginners to learn
    2022-08-06 10:38:36下载
    积分:1
  • C#Builder123
    C#Builder123
    2023-01-15 15:50:03下载
    积分:1
  • 爱情小说,催人类下的,没有办法,你一定要这么多字我也没办法呀,吗?...
    爱情小说,催人类下的书,没有办法,你一定要这么多字我也没办法呀,吗?-love stories, reminders of humanity, no way, you must be so many characters there is nothing I can do you see that?
    2023-07-11 19:20:03下载
    积分:1
  • 数字图像处理的源代码,含空域变换和频域变换及图像压缩算法...
    数字图像处理的源代码,含空域变换和频域变换及图像压缩算法-digital image processing of source code, including airspace and frequency domain transformation and transform image compression algorithms, etc.
    2022-02-13 13:07:15下载
    积分:1
  • 696518资源总数
  • 105877会员总数
  • 14今日下载