-
three_motor
matlab仿真MATLAB电机仿真精华50例--源代码异步电机\asymotor_stator.mdl
- 2010-01-16 22:02:43下载
- 积分:1
-
SPI_Code(Verilog)
SPI总线硬件描述语言Verilog下的实现,含主模式和从模式的实现,经过仿真验证,可作为一个单独的模块使用(SPI bus under the Verilog hardware description language to achieve with the main mode and slave mode realization, through simulation, can be used as a separate module uses)
- 2021-05-13 13:30:02下载
- 积分:1
-
USART1—USART1指令控制LED灯
说明: stm32f103 usart 控制led灯(STM32F103 USART control LED)
- 2020-08-20 15:37:52下载
- 积分:1
-
frame_syn
通信系统中数据的传输以帧为单位,在FPGA中帧头检测是通信系统中的一部分,该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
- 2014-08-27 16:02:54下载
- 积分:1
-
512×8bid的FIFO 含工程文件,基于QUARTUs
512×8bid的FIFO 含工程文件,基于QUARTUs-512 × 8bid the FIFO with the project document, based on the QUARTUsII
- 2022-03-14 07:41:33下载
- 积分:1
-
采用高速AD的存储示波器设计,基于EP1C3板GWADDA板存储示波器,内有说明文件...
采用高速AD的存储示波器设计,基于EP1C3板GWADDA板存储示波器,内有说明文件-AD using high-speed storage oscilloscope design, based on EP1C3 board GWADDA board storage oscilloscope, which has the documentation
- 2022-03-22 11:22:04下载
- 积分:1
-
lehmer_rng
lehmer random number generator method to generate test patterns of circuit
- 2015-01-23 15:22:09下载
- 积分:1
-
VHDL编写的数字钟,在Q
VHDL编写的数字钟,在Q-ii下编译,实现闹铃设置与定时闹铃,分时秒显示-VHDL prepared digital clock, in the Q-ii under the compiler to achieve regular alarm and alarm settings, time-seconds display
- 2022-12-10 02:20:03下载
- 积分:1
-
pinlvji
verilog 简易频率计的设置,包括整个工程(verilog simple frequency meter settings, including the entire project)
- 2013-08-18 09:53:52下载
- 积分:1
-
the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...
ep2c5 实现 段寄存器
verilog语言,quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation
- 2022-03-15 03:31:41下载
- 积分:1