登录
首页 » VHDL » 免费8051核心上传

免费8051核心上传

于 2022-02-21 发布 文件大小:463.99 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

Free 8051 core upload

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 微功率无线模块、小功率无线数传模块、远距离无线通信模块、数传电台、远距离无线通信基站以及无线通信收发器等系列产品,产品主要有无线数传模块、无线通信模块、无线通讯...
    微功率无线模块、小功率无线数传模块、远距离无线通信模块、数传电台、远距离无线通信基站以及无线通信收发器等系列产品,产品主要有无线数传模块、无线通信模块、无线通讯模块、无线收发模块、无线模块、无线射频模块等等。-micropower wireless modules, low-power wireless module, remote wireless communications modules, data-transmission stations, long-distance wireless communications base stations and wireless communications transceiver series products, the main products are wireless module, wireless communications modules, wireless communications modules, wireless transceiver module, wireless modules, RF modules and so on.
    2022-06-12 10:06:56下载
    积分:1
  • Mult_Frequency
    Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display
    2011-07-27 10:26:29下载
    积分:1
  • user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller I...
    user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller IP核了,很方便使用。-user_logic_VGA_Controller. suitable for Dictyophora development board, this folder on the project directory, it can be added directly SOPC Lane VGA_Controller IP core, very convenient to use.
    2022-07-06 22:09:23下载
    积分:1
  • pid-vhdl
    基于vhdl的pid控制器设计,可以用quartus等软件实现。数字控制系统pid设计源代码。(Pid controller based on VHDL design, can use the quartus software implementation, etc. Digital pid control system design of source co)
    2014-05-12 21:15:37下载
    积分:1
  • std_ovl_v2p7_Feb2013
    目前最新的OVL库,里面是标准的ASSERTION模块,支持VHDL刚Verilog,最近在做AXI协议验证的时候用到,分享下(The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.)
    2021-04-28 21:38:43下载
    积分:1
  • Viterbi译码器IP核,可以直接编译使用
    viterbi译码器的IP核,可以直接编译使用-viterbi decoder IP core, the compiler can directly use
    2023-01-24 09:35:04下载
    积分:1
  • 可综合的vhdl设计特点.pdf
    可综合的vhdl设计特点.pdf-synthesizable VHDL design features. Pdf
    2023-08-19 15:25:03下载
    积分:1
  • my
    说明:  64位数据的CRC-32校验的,Verilog实现,算法并行优化(64-bit data CRC-32 checksum, Verilog implementation of a parallel optimization algorithm)
    2011-09-17 19:36:16下载
    积分:1
  • Xilinx PicoBlaze的解释
    Xilinx picoBlaze explained
    2022-01-26 03:15:36下载
    积分:1
  • tiaozhi
    可以产生ASK FSK PSK 等调制信号。非常好用已经实现了所有功能。在硬件测试通过了(Can generate ASK FSK PSK modulated signals and so on. Is very easy to use all the features has been achieved. On the hardware test of the)
    2009-12-25 23:37:44下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载