登录
首页 » VHDL » Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。...

Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。...

于 2022-02-21 发布 文件大小:17.49 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。-Xilinx FPGA development DEMO routines, function relatively comprehensive reference suitable for novice.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用Verilog 实现的电子时钟,给初学者一个模版,学习Verilog。
    用Verilog 实现的电子时钟,给初学者一个模版,学习Verilog。-Using Verilog realize an electronic clock, a template for beginners to learn Verilog.
    2022-03-01 20:04:47下载
    积分:1
  • 第七次课--视频图像DCT处理及水印嵌入_2
    说明:  熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • write VHDL 8051 kernel, available, convenient, can be downloaded interested in t...
    VHDL写的8051内核,可用的,好用,有兴趣可下载,在外国网站下载的-write VHDL 8051 kernel, available, convenient, can be downloaded interested in the foreign website
    2022-01-25 17:39:39下载
    积分:1
  • report
    说明:  report for a report for a class
    2019-04-17 21:19:15下载
    积分:1
  • local-bus
    基于FPGA的local bus接口。包含基于fifo和普通寄存器的两种方案。(FPGA-based local bus interface. Based fifo contains two programs and the general register.)
    2020-11-25 22:59:38下载
    积分:1
  • 8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。...
    8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。-8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission.
    2022-12-18 19:40:04下载
    积分:1
  • 等精度测频??
    等精度测频法,有需要的可以下载看看哟,word中包含的代码(Equal Precision Frequency Measurement Method)
    2020-06-22 11:00:01下载
    积分:1
  • LCD_game2
    LCD显示超级玛丽游戏2 (LCD display Super Mario game)
    2012-09-03 21:58:48下载
    积分:1
  • VhdlGoldenReferenceGuide
    Vhdl Golden Reference Guide.pdf
    2021-04-23 10:18:48下载
    积分:1
  • tdm_latest[1]
    TDM,就是时分复用。本程序完成4通道,没通道最多32路64K信号的交换,就是说可以完成32x4个电话信号交换(TDM, is time-division multiplexing. The process is complete 4-channel, no channel up to 64K 32 to exchange signals, that can be done 32x4 telephone signal exchange)
    2010-07-07 15:28:06下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载