登录
首页 » VHDL » 带LDN的的同步的预置数端子,并且带CLR的异步清零端

带LDN的的同步的预置数端子,并且带CLR的异步清零端

于 2022-02-22 发布 文件大小:1.64 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

带LDN的的同步的预置数端子,并且带CLR的异步清零端-LDN synchronization with the preset number of terminals, and cleared with CLR Asynchronous client

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • crc16_8bit.v
    FPGA用于实现crc16编码的verlog源程序,用到的请下载。(FPGA is used to achieve the the crc16 the encoding of verlog source code used to download.)
    2012-11-08 13:45:14下载
    积分:1
  • adc_dac
    ADC-DAC transmittion works thru SPI on 25 MHZ. Used for some student project on Xilinx sprtan3a FPGA
    2016-12-01 19:44:33下载
    积分:1
  • 对与单片机常用的功能看门狗,本程序用vhdl硬件语言实现次功能。...
    对与单片机常用的功能看门狗,本程序用vhdl硬件语言实现次功能。-Commonly used with single-chip watchdog function, the procedures for using VHDL hardware language functions realize times.
    2022-05-25 08:46:37下载
    积分:1
  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • PerryVHDL
    VHDL Bible. It is a must read for any front end vlsi designer.
    2009-03-07 13:17:14下载
    积分:1
  • 8psk
    在matlab中8psk的调制和解调仿真程序(the modulation and demodulation of 8psk)
    2013-05-02 09:54:07下载
    积分:1
  • Rotating coordinates high
    高速计算机旋转坐标算法的硬件实现,用于快速傅里叶算法的核心单元-Rotating coordinates high-speed computer hardware algorithm for fast Fourier algorithm is the core unit
    2022-02-16 05:47:02下载
    积分:1
  • ahb_master_monitor
    AHB master monitor for verification
    2015-04-03 19:38:06下载
    积分:1
  • jj
    说明:  电子工程师学习的最好的学习资料,能够了解电子设计必学软件资料。建议珍藏,电子设计初学者必备(Electronic engineers to learn the best learning materials, to understand the electronic design will learn software data. Recommended collection, electronic design for beginners)
    2014-06-10 20:04:54下载
    积分:1
  • xapp1248
    说明:  Implementing SMPTE SDI Interfaces with UltraScale GTH Transceivers
    2019-12-06 17:24:49下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载