登录
首页 » VHDL » 采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整....

采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整....

于 2022-02-25 发布 文件大小:390.46 kB
0 78
下载积分: 2 下载次数: 1

代码说明:

采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整.-Using Verilog HDL language hardware design, the realization of the basic public telephone billing function, design integrity.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1024point-fft--using-verilog-hdl
    1024点快速傅里叶变换,使用verilog hdl硬件描述语言(1024point FFT,using verilog hdl)
    2013-03-09 10:54:42下载
    积分:1
  • Tmu_ni_dian_yh
    这个课程设计的题目是模拟电压采集电路路与程序设计,报告书的内容都比较详细. (The topics of this course design is an analog voltage acquisition circuit Road and program design, the contents of the report are more detailed.)
    2012-07-19 09:23:07下载
    积分:1
  • based on the nios ii drive the gpa module of altera de1 develop board,it s only...
    基于NIOS驱动ALTERA DE1开发板的GPS模块工程-based on the nios ii drive the gpa module of altera de1 develop board,it s only a reference project
    2023-08-30 05:55:06下载
    积分:1
  • 用于sopc builder添加组件用的ps/2 键盘 ipcore
    用于sopc builder添加组件用的ps/2 键盘 ipcore-Sopc builder used to add components used ps/2 keyboard IPCore
    2022-03-12 14:54:04下载
    积分:1
  • a
    用verilog实现除法器,调用了ip核,不仅有源代码,还有测试程序的时序编写(verilog ise divider)
    2013-07-21 15:03:31下载
    积分:1
  • JOP kernel source code cache, not easy to find, we must kits
    JOP的内核缓存源码,不易找到,大家一定要顶啊-JOP kernel source code cache, not easy to find, we must kits
    2022-01-27 18:39:54下载
    积分:1
  • inc_pid
    基于FPGA的增量式PID设计方法,Matlab、Simulink, Xilinx Block set(Incremental PID FPGA-based design methodology)
    2014-11-03 04:16:19下载
    积分:1
  • MMC卡的VHDL源代码实现,经过大批量生产验证
    MMC卡的VHDL源代码实现,经过大批量生产验证-MMC card VHDL source code to achieve, through large-scale production test
    2022-05-18 09:55:11下载
    积分:1
  • PN-(2)
    伪随机序列FPGA 通过仿真 M3000(Pseudo-random sequence M3000 FPGA simulation)
    2011-06-09 13:40:00下载
    积分:1
  • VLSI-Paper
    VLSI based question set
    2013-04-02 18:36:26下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载