登录
首页 » VHDL » I do view on the VHDL design options for the CPLD or FPGA to achieve HDB3 code

I do view on the VHDL design options for the CPLD or FPGA to achieve HDB3 code

于 2022-10-15 发布 文件大小:116.88 kB
0 85
下载积分: 2 下载次数: 1

代码说明:

我上期做的VHDL设计方案,用于在FPGA或CPLD中实现HDB3的编码-I do view on the VHDL design options for the CPLD or FPGA to achieve HDB3 code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • adding
    加法器,输入两个整数,用电路图形式将其逻辑原理呈现出来,该加法器为8位运算,每一位都对应一张电路图,可展示其完整过程(Adder, input two integer, with circuit diagram form its logical principle appear, this adder is 8 bit arithmetic, each corresponding to a circuit diagram, can show the complete process)
    2012-11-19 13:54:32下载
    积分:1
  • PCI_PIO
    不足20元的PCI设计,含ABEL源代码。(PCI design less than 20Yuan ,including ABEL code)
    2005-08-28 02:44:26下载
    积分:1
  • ManchesterCode
    改程序将实现对两个信号的曼切斯特编码,以用仿真软件验证过了(Reform program will achieve two Manchester encoded signal to a validated using simulation software)
    2014-12-14 15:44:57下载
    积分:1
  • Verilog_add_div_multi_exp
    使用verilog写的32位浮点数加法模块、浮点数乘法模块、浮点数除法模块、浮点数指数模块。指数模块是综合前面三个例化成泰勒级数求指数,迭代次数(可设置)决定了精度。(Use verilog write 32-bit floating-point addition module, floating-point multiplication module, floating-point division module, the floating point number index module.Index module is a comprehensive index of the front three cases into Taylor series for calculating index, the number of iterations can be set to determine the precision)
    2020-12-18 09:49:10下载
    积分:1
  • demo_as32ttl1w
    可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
    2020-06-16 15:00:02下载
    积分:1
  • 0
    说明:  用VHDL语言设计一个校验器,用for loop实现8位数据的偶校验,(With a for loop to achieve 8-bit data parity)
    2011-12-06 15:47:01下载
    积分:1
  • huawei
    华为内部资料,包括verilog电路设计,硬件工程师手册,verilog约束,synplify使用指南等。内容较全面。(Huawei internal information, including verilog circuit design, hardware engineers manual, verilog constraints, synplify use guides. Content more comprehensive.)
    2015-07-11 20:08:52下载
    积分:1
  • FPGA_Seg7_dsp
    关于VHDL和verilog的数码管显示程序,写的很好,值得参考。(About VHDL and verilog digital tube display program, write well, worth considering.)
    2014-08-01 11:00:51下载
    积分:1
  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • 基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信
    基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信-Based on nios ii controlled altera de1 Development Board iic bus for communication with the at24c02
    2022-03-16 00:16:13下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载