-
atom.2007.12.tar
Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
- 2008-05-12 10:13:23下载
- 积分:1
-
8bit_frequency_meter
设计一个8位的简易频率计,测出信号的频率,即1s内变化的次数。(An 8-bit simple frequency meter is designed to measure the frequency of the signal, i.e. the number of changes in one second.)
- 2020-06-21 13:40:01下载
- 积分:1
-
buffer
用verilog实现的buffer,经过了fpga平台验证。(Implement buffer with verilog.)
- 2020-10-28 12:19:58下载
- 积分:1
-
ddc8chou
8倍抽取的DDC模块。verilog写的,调试通过(failed to translate)
- 2011-12-21 16:25:58下载
- 积分:1
-
exp_rom
通过MATLAB产生单脉冲信号的数据,存储下来作为verilog代码实现的DDS的数据源,用于验证DA数据的ddio的调试是否有问题。(The data of monopulse signal generated by MATLAB is stored as the data source of DDS implemented by Verilog code to verify whether the ddio debugging of DA data is problematic.)
- 2020-06-23 04:40:02下载
- 积分:1
-
steper motor
stepper motor module on spartan 6 and 24MHz clock fequency
- 2019-03-10 15:44:31下载
- 积分:1
-
Lossless_Compression_Method_for_Bayer_Image_and_FP
描述Bayer图像无损压缩的一种先进算法及其如何在FPGA上实现(Description Bayer Image is an advanced lossless compression algorithms in the FPGA to achieve and how)
- 2010-08-31 12:24:49下载
- 积分:1
-
M_SSB_100
由乘法器组成 单边带信号产生的 仿真源代码 msm (Composed of single sideband signal by the multiplier generated simulation source code msm)
- 2007-07-25 14:59:29下载
- 积分:1
-
AD9469 FPGA 代码 软件无线电前端
AD9469 FPGA 代码 软件无线电前端
AD9469 Verilog 代码
FIFO后数据处理等
- 2022-04-19 09:18:49下载
- 积分:1
-
mcu51
说明: 8051单片机mcu的ip核,文件语言为verlilog,内容包含alu/指令解码/ram控制/寄存器结构等(The IP core of 8051 MCU, the file language is Verilog, the content includes Alu / instruction decoding / ram control / register structure, etc)
- 2019-12-29 23:03:14下载
- 积分:1