登录
首页 » Verilog » lecg_局部增强的时钟门控

lecg_局部增强的时钟门控

于 2022-03-02 发布 文件大小:11.35 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

这是一个关于的RTL时钟门控技术LECG此源代码是在门控时钟的应用LECG技术

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RGB_Driver
    串口收发程序,成功通过仿真,可以用来学习(Serial transceiver,It is successful through simulation and can be used to learn)
    2020-10-28 14:00:00下载
    积分:1
  • Aluno
    Example of programming fifo in c
    2013-01-17 00:23:28下载
    积分:1
  • sdio_slave
    SDIO slave verilog code
    2021-03-26 15:39:13下载
    积分:1
  • lesson38_lcd1602_clander
    说明:  基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • uart
    uart发射机Verilog HDL代码(Verilog HDL code uart transmitter)
    2011-05-21 21:37:01下载
    积分:1
  • uart
    fpga串口收发完整程序,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:02下载
    积分:1
  • spi
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
    2021-04-29 10:58:43下载
    积分:1
  • 05_key_test
    fpga key test 入门 xilinx 黑金的板子(fpga key test xilinx)
    2017-07-27 09:27:58下载
    积分:1
  • 20190717 - Copy
    说明:  this describes building spi block on verilog hdl and programming them on an fpga device
    2020-06-21 21:40:02下载
    积分:1
  • UART收发 verilog 详细注释
    UART收发    verilog     详细注释     工程文件     包含波特率设置模块 适用于 verilog 初学者 及 工程技术人员 参考使用
    2022-03-19 01:21:09下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载