登录
首页 » Development Research » Development of DVB

Development of DVB

于 2022-03-06 发布 文件大小:1.78 MB
0 81
下载积分: 2 下载次数: 1

代码说明:

Development of DVB-T RF Tuners (cn)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本文介绍了梯形的一个仿射不变量,和明确的约束…
    This paper introduces an affine invariant of trapezia, and the explicit constraint equation between the intrinsic matrix of a camera and the similarity invariants of a trapezium are established using the affine invariant. By this constraint, the inner parameters, motion parameters of the cameras and the similarity invariants of trapezia can be linearly determined using some prior knowledge on the cameras or the trapezia. The proposed algorithms have wide applicability since parallel lines are not rare in many scenes. Experimental results validate the proposed approaches. This work presents a unifying framework based on the parallelism constraint, and the previous methods based on the parallelograms or the parallelepipeds can be integrated into this framework. Key words: invariant parallelism constraint camera calibration 3D reconstruction
    2022-04-23 05:25:55下载
    积分:1
  • 具体内容见文章,主要是研究小网络世界的动态耦合同步
    具体内容见文章,主要是研究小网络世界的动态耦合同步-See the specific contents of the article is to study the dynamics of small-world coupling network synchronization
    2022-06-21 14:16:53下载
    积分:1
  • IEC610000 International Standards
    IEC610000 International Standards
    2022-11-02 17:30:02下载
    积分:1
  • gis 3D model of the design, Wuhan University Professor Zhu Qing paper suitable f...
    gis中三维模型的设计,武汉大学朱庆教授的论文,适合研究GIS三维建模的人。-gis 3D model of the design, Wuhan University Professor Zhu Qing paper suitable for three-dimensional GIS modeling study of people.
    2022-09-03 01:55:03下载
    积分:1
  • 自己看把,地方了;费; DL;KFF F FFG
    自己看把,地方了;费; DL;KFF F FFG-can put their own local; Fees; DL; KFF F FFG
    2022-01-27 11:29:57下载
    积分:1
  • 现代先进微处理器有非常高的集成度和复杂度,又有寄存器堆、Cache等嵌入式部件,而且芯片管脚数相对较少,必须要有一定的自测试设计和其它的可测试性设计来简化测试代...
    现代先进微处理器有非常高的集成度和复杂度,又有寄存器堆、Cache等嵌入式部件,而且芯片管脚数相对较少,必须要有一定的自测试设计和其它的可测试性设计来简化测试代码,提高故障覆盖率。本文简要讨论NRS4000微处理器芯片的以边界扫描测试为主体,以自测试为补充的可测试性设计框架。着重介绍芯片的边界扫描设计和芯片中译码控制器PLA和微程序ROM以及采用内嵌RAM结构的指令Cache和寄存器堆的内建自测试设计。仿真结果表明,这些可测试性设计大大缩短了测试代码的长度。-modern microprocessors have a very high degree of integration and complexity, there Register pile, Cache such as embedded components, but Chip few relatively small, There must be the self-test design and testing of other design code to simplify testing, fault coverage. This paper briefly discussed Key words microprocessor chip to the boundary-scan test as the mainstay, Since the test to add to the test design framework. Highlighting the boundary-scan chip design and chip decoder PLA and micro-controller procedures and the use of embedded ROM RA M structure of the instruction cache and register stack of built-in self-test design. The simulation results show that these tests can greatly shorten the design of the test code length.
    2022-04-01 18:08:40下载
    积分:1
  • 机动车辆惯性导航系统
    Inertial Navigation System for Mobile Land vehicles
    2023-03-06 09:30:03下载
    积分:1
  • 2007中国股市
    2007中国股市-2007 China
    2023-08-20 02:55:04下载
    积分:1
  • tms320dm365 Data sheet
    tms320dm365 Data sheet
    2023-07-26 06:25:04下载
    积分:1
  • win32 programmin document
    win32 programmin document
    2022-06-27 18:08:24下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载