-
Sopc technology
基于sopc技术的数字均衡器带通滤波器及12864液晶显示-Sopc technology-based digital equalizer band-pass filter and liquid crystal display 12864
- 2022-10-06 03:55:04下载
- 积分：1
-
THS1206
FPGA来实现数据采集，AD采用TI公司的THS1206，高速并行AD，内含16字FIFO，降低硬件复杂度。(FPGA to realize data acquisition, AD using TI company s THS1206, high-speed parallel AD, containing the 16-character FIFO, to reduce hardware complexity.)
- 2009-07-09 09:08:27下载
- 积分：1
-
bist coding
内置自修复分析仪
- 2022-02-12 23:55:43下载
- 积分：1
-
goertzel
goertzel stuff. contains matlab files and different explanations of how it is used for DTMF decoding.
- 2009-10-15 23:03:55下载
- 积分：1
-
leading-zero
对于32位寄存器前导零个数的计数，一个简单的程序(32 registers a leading zero number of counts, a simple procedure)
- 2012-06-05 16:41:11下载
- 积分：1
-
Verilog_Basic
说明： Verilog 入门,如果你要很了解Verilog你不用先谖完一本厚厚的书还弄不清楚Verilog到底在干啥事,这份资料有助於快速了斛Verilog(Verilog Basic, If you try very hard to understand verilog by read a thick book, try read this first you will get a quick understanding of verlog.)
- 2010-03-19 09:02:22下载
- 积分：1
-
VHDL实现ALU的源代码，并且提供了一个详细的testbench！
VHDL实现ALU的源代码，并且提供了一个详细的testbench！-ALU VHDL source code, and provide a detailed testbench!
- 2022-03-12 21:14:39下载
- 积分：1
-
VHDL语言实现fft滤波算法
用VHDL语言在FPGA上实现了fft算法和fir滤波
- 2022-07-22 14:18:44下载
- 积分：1
-
Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考....
Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.-Clock_Dithering_Verilog this is a Clock u_dither, everybody want to make Verilog-jitter can refer to.
- 2022-12-08 19:40:03下载
- 积分：1
-
HDB3(verilog)
HDB3_verilog编码程序,附有文字解说,格式整齐,便于观看(HDB3_verilog coding procedures)
- 2020-12-01 20:39:27下载
- 积分：1
