-
sb133
Based on SVPWM three-level inverter matlab simulation, It describes the application of load forecasting, EULER numerical analysis method.
- 2017-08-28 20:49:27下载
- 积分:1
-
数字频率计
说明: 设计一简易数字频率计,其基本要求是:
1)测量频率范围0~999999Hz;
2)最大读数999999HZ,闸门信号的采样时间为1s;.
3)被测信号可以是正弦波、三角波和方波;
4)显示方式为6位十进制数显示;
5)具有超过量程报警功能。
5)输入信号最大幅值可扩展。
6)测量误差小于+-0.1%。
7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are:
1) The measuring frequency range is 0-999999 Hz.
2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s.
3) The measured signal can be sine wave, triangle wave and square wave.
4) The display mode is 6-bit decimal number display.
5) It has alarm function beyond range.
5) The maximum amplitude of input signal can be expanded.
6) The measurement error is less than +0.1%.
7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
- 2019-06-20 12:47:51下载
- 积分:1
-
vhdl经典源代码――键盘接口设计,入门者必须掌握
vhdl经典源代码――键盘接口设计,入门者必须掌握-vhdl classical source code-- the keyboard interface design, beginners must master
- 2022-11-20 22:55:03下载
- 积分:1
-
jishi
计时器=================(Timer =================)
- 2009-12-27 21:41:10下载
- 积分:1
-
此示例是8051核加频率计的联合设计,带有8051IP核资料
此示例是8051核加频率计的联合设计,带有8051IP核资料-This example is the 8051 nuclear increase the frequency of joint design, with the nuclear information 8051IP
- 2022-06-14 22:57:42下载
- 积分:1
-
HDLC some relevant documents, HDLC design may be very helpful!
HDLC的一些相关文档,可能对HDLC设计有很大的帮助!-HDLC some relevant documents, HDLC design may be very helpful!
- 2022-10-21 11:55:03下载
- 积分:1
-
对NC Verilog的基本介绍,详细的图解,非常适合初学者使用,一个word文档和一个pdf文档...
对NC Verilog的基本介绍,详细的图解,非常适合初学者使用,一个word文档和一个pdf文档-NC Verilog on the basic introduction, detailed diagrams, very suitable for beginners to use, a word document and a pdf document
- 2022-08-12 19:52:59下载
- 积分:1
-
LCD1602测试程序
说明: 实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
- 2020-06-23 21:00:01下载
- 积分:1
-
680605rece_7E
hdlc协议的相关程序,用verilog语言编写,供大家交流学习(hdlc protocol procedures using Verilog language for the exchange of learning)
- 2013-01-18 00:53:58下载
- 积分:1
-
FM_T
一个简单的FM调制模块,FM发射,用Verilog编写,基于Xilinx SPARTAN6 XC6LX9开发(A simple FM modulation modules for FM transmitter, using Verilog prepared, based on XILINX SPARTAN6 XC6LX9 Development)
- 2020-11-25 20:19:32下载
- 积分:1