登录
首页 » VHDL » fft变换三个中的一个(站长:三个代码算一个)

fft变换三个中的一个(站长:三个代码算一个)

于 2023-06-12 发布 文件大小:3.14 MB
0 298
下载积分: 2 下载次数: 1

代码说明:

fft变换三个中的一个(站长:三个代码算一个)-one of the three fft transfermation code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 对与单片机常用的功能看门狗,本程序用vhdl硬件语言实现次功能。...
    对与单片机常用的功能看门狗,本程序用vhdl硬件语言实现次功能。-Commonly used with single-chip watchdog function, the procedures for using VHDL hardware language functions realize times.
    2022-05-25 08:46:37下载
    积分:1
  • PERI4-DM9000A
    基于FPGA的DM9000A芯片的网络数据采集系统,基于NIOS架构,c语言编程,资料齐全,包含不止5个源程序,绝对受用!(FPGA-based the DM9000A chip network data acquisition system based on NIOS architecture, c programming language, the information is complete, contains more than 5 source code is absolutely good enough!)
    2020-09-16 16:57:55下载
    积分:1
  • xapp1248
    说明:  Implementing SMPTE SDI Interfaces with UltraScale GTH Transceivers
    2019-12-06 17:24:49下载
    积分:1
  • VHDL language used to achieve a display hours, minutes and seconds of the clock:...
    用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.
    2022-04-27 22:51:31下载
    积分:1
  • rtl
    SPI verilog RTL code
    2016-02-29 12:26:08下载
    积分:1
  • VerilogHDL.自动增益控制模块中产生控制电压的部分
    VerilogHDL.自动增益控制模块中产生控制电压的部分-VerilogHDL. Automatic Gain Control Module have some control voltage
    2022-06-19 20:17:38下载
    积分:1
  • HART-HT2015
    HART 官方资料-HART协议采用基于Bell202标准的FSK频移键控信号,在低频的4-20mA模拟信号上叠加幅度为0.5mA的音频数字信号进行双向数字通讯,数据传输率为1.2kbps。(Official information-HART HART protocol based Bell202 standard frequency shift keying FSK signal at low frequencies 4-20mA analog signal amplitude is 0.5mA superimposed on the two-way audio digital signal digital communication, data transfer rate of 1.2kbps.)
    2013-07-16 17:23:16下载
    积分:1
  • ofdm
    这是OFDM调制matlab的程序,中间详细描述了调制的过程,希望对大家有用。(This is the OFDM modulation matlab procedures, a detailed description of the intermediate modulation process, I hope useful.)
    2013-09-26 16:20:42下载
    积分:1
  • vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有...
    用vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有 -Use VHDL to realize the digital frequency synthesis technology, almost the whole of, all have
    2022-02-04 17:07:58下载
    积分:1
  • USB_devide
    利用最新的嵌入式开发工具EDK,在FPGA 中完成对PDIUSBD12 的硬件定制和固件编程,从而在FPGA 中实现U S B 控制器, 并最终完成U S B 的枚举过程、驱动程序的开发和简单的应用。(Using the latest embedded development tools, EDK, in the FPGA completes its PDIUSBD12 custom hardware and firmware programming, in order to realize USB controller in the FPGA, and ultimately complete the USB enumeration process of driver development and simple应用.)
    2007-10-04 16:27:44下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载