登录
首页 » VHDL » 改进的DCT算法设计,veriloghdl实现

改进的DCT算法设计,veriloghdl实现

于 2022-03-07 发布 文件大小:305.93 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

改进的DCT算法设计,veriloghdl实现-Improved DCT algorithm design, veriloghdl realize

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA
    VGA彩条信号显示控制电路设计,能通过vga显示横条纹竖条纹棋盘条纹(VGA color signal display control circuit design)
    2017-12-07 20:55:10下载
    积分:1
  • verilog_median_filter
    图像处理的中值滤波器,使用verilog开发环境编程实现。(Verilog development environment programming median filter)
    2016-01-24 16:54:32下载
    积分:1
  • waveform-generator-o-VHDL-program
    实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波 --A的占空比也是可控的),可以存储任意波形特征数据并能重现该波形,还可完成 --各种波形的线形叠加输出。 (Achieve the four kinds of common sine wave, triangle, sawtooth, square wave (A, B) the frequency and amplitude controlled output (square wave- A duty cycle is controlled), can store arbitrary waveform feature data and can to reproduce the waveform, it can perform- all kinds of linear superposition of the output waveform.)
    2009-10-08 09:56:59下载
    积分:1
  • Crack_QII_13.1_Windows
    采用骏龙科技这个13.1新版本破解器.对于已经用了老版本破解器的网友,请把bin和bin64下的sys_cpt.dll删除,然后把sys_cpt.dll.bak名字改成sys_cpt.dll,也就是先恢复正版,然后用这个破解器破解。注意老的license文件也要删除,改用这个新版本破解器附带的license(Cytech Technology 13.1 using the new version of this cracker. Has been used for the old version cracker users, please sys_cpt.dll bin and bin64 under Delete, and then changed the name of the sys_cpt.dll.bak sys_cpt.dll, which is first restore genuine, then use this cracker to crack. Note that the old license file should be deleted in favor of this new version of the license that came with crack)
    2021-03-04 09:59:32下载
    积分:1
  • pld_Tetris
    基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
    2020-11-06 12:39:49下载
    积分:1
  • ec11-test
    台湾产数字编码电位器EC11的使用测试程序(Taiwan-digital encoder potentiometer EC11 of testing procedures)
    2011-10-16 22:09:55下载
    积分:1
  • sin2
    fpga正弦波发生函数,可用于自动生成rom文件(fpga sine wave generating function)
    2011-05-08 22:48:08下载
    积分:1
  • Temperature measurement Using LabVIEW FPGA, Spartan3E, PMODTMP
    Temperature measurement Using LabVIEW FPGA, Spartan3E, PMODTMP
    2022-03-05 00:22:10下载
    积分:1
  • VHDL for the hardware interface on the 8237 programming, you can carrying out fp...
    关于vhdl对硬件接口8237的编程,可以在进行fpga/cpld设计是作为模块用到-VHDL for the hardware interface on the 8237 programming, you can carrying out fpga/cpld design is used as a module
    2023-02-20 14:55:04下载
    积分:1
  • usbd_ucos
    说明:  基于ALINX AX7020硬件平台的USB-OTG通信程序。操作系统采用uCOS III v1.41,基本实现了双向USB2.0 块传输(Bulk Transfer)通信,zynq的PS端接收USB数据并回传至主机。经测试,主机端Window10系统采用libUSBK编程时,采用64字节的块时,传输速率可达210Mbps。zynq开发工具为Vivado2015.4,程序包中包含了全部的硬件和软件工程文档。(A USB-OTG communication project where an AX7020 platform is employed as USB device. The embeded operating system is uCOS III of version 1.41, and the FPGA toolchain is Vivado 2015.4. This project implements a full speed bidirectional USB2.0 bulk transfer. A test on Windows 10 host with libUSBK shows that the transfer speed is up to 201Mbps.)
    2020-09-09 09:38:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载