登录
首页 » VHDL » 改进的DCT算法设计,veriloghdl实现

改进的DCT算法设计,veriloghdl实现

于 2022-03-07 发布 文件大小:305.93 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

改进的DCT算法设计,veriloghdl实现-Improved DCT algorithm design, veriloghdl realize

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bt656_to_yuv422
    从bt656数据流中提取出同步信号, 适合于搞fpga/cpld开发调式(bt656 internel sync to extern sync singal, bt656 internel sync to extern sync singal)
    2021-03-06 11:19:30下载
    积分:1
  • NIOS II IDE 编程, FLASH测试程序,仅供参考。
    NIOS II IDE 编程, FLASH测试程序,仅供参考。-NIOS II programming IDE, FLASH testing procedures, for information purposes only.
    2022-03-18 02:15:25下载
    积分:1
  • Bayer2RGB
    Bayer 转RGB Verilog代码实现。。5*5 窗口。在工程中应用的(Bayer to RGB Verilog code implementation. 5*5 window. Applied in Engineering)
    2020-12-14 15:29:15下载
    积分:1
  • DE2_115_pin_assignments
    de2-115引脚的配置,quartusII的设置(de2-115 configuration pins, quartusII settings)
    2020-07-01 13:40:02下载
    积分:1
  • Tutorijal 6
    Ovo sto saljem je tutorijal 7 sa vhdlom
    2018-12-22 06:47:31下载
    积分:1
  • Cadence_manual_1.2.pdf
    Cadence_manual_1.2.pdf
    2022-01-26 00:20:48下载
    积分:1
  • canny
    说明:  canny 边缘检测基于梯度直方图的自适应阈值verilog实现(Canny edge detection based on gradient histogram adaptive threshold Verilog implementation)
    2021-04-12 14:48:57下载
    积分:1
  • forwarding
    浙江大学体系结构实验课代码,5级流水线实现旁路和停顿(5-stage pipeline to achieve realization of the bypass pipeline bypass pause 5 pause)
    2020-09-26 12:07:46下载
    积分:1
  • GAL
    有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
    2013-07-09 22:50:01下载
    积分:1
  • matlab_dsp_building
    matlab dsp building fpga(matlab dsp building )
    2009-12-30 09:23:38下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载